

Enable/Disable write to ACC ASW/BSW code and constants
 File: C_CRP_OBS_2102.xls
 Author: Liviu Stefanov



Procedure Summary

Objectives

This Herschel and Planck common OBSM contingency procedure is used to Enable or Disable the write access to the ACC ASW/BSW code and constants (i.e. write access to CPU RAM). The write access via TC(6,2) or TC(8,4,7,1) is enabled/disabled.

Note: The write access to ACC CPU and COCOS registers or EEPROM can be Enabled/Disabled using procedure C_CRP_OBS_2100.

Summary of Constraints

n/a

Spacecraft Configuration

Start of Procedure

ACC in operational mode
 - Write access to ACC CPU RAM Enabled or Disabled

End of Procedure

ACC in operational mode
 - Write access to ACC CPU RAM Disabled or Enabled

Reference File(s)

Input Command Sequences

Output Command Sequences

OCRP210E
 OCRP210F

Referenced Displays

ANDs **GRDs** **SLDs**
 ZAA09999


Configuration Control Information

DATE	FOP ISSUE	VERSION	MODIFICATION DESCRIPTION	AUTHOR	SPR REF
30/01/08	1	1	Created	lstefanov-hp	

Enable/Disable write to ACC ASW/BSW code and constants
File: C_CRP_OBS_2102.xls
Author: lstefanov-hp



Procedure Flowchart Overview



Enable/Disable write to ACC ASW/BSW code and constants File: C_CRP_OBS_2102.xls Author: lstefanov-hp	
--	--

Step No.	Time	Activity/Remarks	TC/TLM	Display/ Branch	AIT Comment
Beginning of Procedure					
OCRP2102		TC Seq. Name :OCRP2102 (ENA/DIS W CPU RAM) Enable/Disable write to ACC ASW/BSW code and constants TimeTag Type: Sub Schedule ID: <input type="checkbox"/>			
1		Verify initial conditions		Next Step: 2	
		Check: - ACC in operational mode - ENA/DIS status of write access to ACC ASW/BSW code and constants (write to CPU RAM)			
1.1		Check ACC in operational mode			
1.2		Check write protection status			
		Note: Note that the parameter CPU RAM write protection status (daughter of DID_BSW_MEM_ACCESS) is part of the default ACC diagnostic packet (BSW1) ; thus to acquire this parameter the packet must be enabled .			
		Note: Following TM check assumes write access to CPU and COCOS registers and EEPROM is Disabled .			
		Verify Telemetry <div style="display: flex; justify-content: space-between; width: 80%; margin: 0 auto;"> CpuRamWriteProt AEGU2050 = ENABLED </div>		AND=ZAA09999	
2		SWITCH type: [Switch]		Next Step: ENA W CPU RAM 3 DIS W CPU RAM 7	
End of Sequence					
OCRP210E		TC Seq. Name :OCRP210E (ENA W ACC CPU RAM) Enable write to ACC ASW/BSW code and constants TimeTag Type: N Sub Schedule ID: <input type="checkbox"/>			
3		Manual Stack manipulation Load command sequence OCRP210E on top of the Manual Stack		Next Step: 4	

Enable/Disable write to ACC ASW/BSW code and constants
 File: C_CRP_OBS_2102.xls
 Author: lstefanov-hp



Step No.	Time	Activity/Remarks	TC/TLM	Display/ Branch	AIT Comment
3.1		Sequence data FP: N/A TT: N/A			
4		Verify initial status of CPU RAM write protection		Next Step: 5	
		Note: Protection Enabled = Write access Disabled Protection Disabled = Write access Enabled			
		Note: Note that the parameter CPU RAM write protection status (daughter of DID_BSW_MEM_ACCESS) is part of the default ACC diagnostic packet (BSW1); thus to acquire this parameter the packet must be enabled.			
		Verify Telemetry CpuRamWriteProt AEGU2050 = ENABLED		AND=ZAA09999	
5		Enable write to ASW/BSW code and constants		Next Step: 6	
		Uplink TC with ARM GO			
		Execute Telecommand TC Control Flags : Subsch. ID : 20 Det. descr. : Enable write to ASW/BSW code and constants	EnableCodeWrite GBM IL DSE --Y -- ---	AC804070	TC
6		Verify final status of CPU RAM write protection		Next Step: END	
		Note: Protection Enabled = Write access Disabled Protection Disabled = Write access Enabled			
		Note: Note that the parameter CPU RAM write protection status (daughter of DID_BSW_MEM_ACCESS) is part of the default ACC diagnostic packet (BSW1); thus to acquire this parameter the packet must be enabled.			
		Verify Telemetry CpuRamWriteProt AEGU2050 = DISABLED		AND=ZAA09999	
End of Sequence					
OCRP210F		TC Seq. Name : OCRP210F (DIS W ACC CPU RAM) Disable write to ACC ASW/BSW code and constants TimeTag Type: N Sub Schedule ID: □			

Enable/Disable write to ACC ASW/BSW code and constants
 File: C_CRP_OBS_2102.xls
 Author: lstefanov-hp



Step No.	Time	Activity/Remarks	TC/TLM	Display/ Branch	AIT Comment
7		Manual Stack manipulation Load command sequence OCRP210F on top of the Manual Stack		Next Step: 8	
7.1		Sequence data FP: N/A TT: N/A			
8		Verify initial status of CPU RAM write protection		Next Step: 9	
		Note: Protection Enabled = Write access Disabled Protection Disabled = Write access Enabled			
		Note: Note that the parameter CPU RAM write protection status (daughter of DID_BSW_MEM_ACCESS) is part of the default ACC diagnostic packet (BSW1); thus to acquire this parameter the packet must be enabled.			
		Verify Telemetry CpuRamWriteProt AEGU2050 = DISABLED		AND=ZAA09999	
9		Disable write to ASW/BSW code and constants		Next Step: 10	
		Uplink TC with ARM GO			
		Execute Telecommand DisableCodeWrite TC Control Flags : GBM IL DSE --Y -- -- Subsch. ID : 20 Det. descr. : Disable write to ASW/BSW code and constants	AC802070	TC	
10		Verify final status of CPU RAM write protection		Next Step: END	
		Note: Protection Enabled = Write access Disabled Protection Disabled = Write access Enabled			
		Note: Note that the parameter CPU RAM write protection status (daughter of DID_BSW_MEM_ACCESS) is part of the default ACC diagnostic packet (BSW1); thus to acquire this parameter the packet must be enabled.			
		Verify Telemetry CpuRamWriteProt AEGU2050 = ENABLED		AND=ZAA09999	
End of Sequence					

Enable/Disable write to ACC ASW/BSW code and constants
File: C_CRP_OBS_2102.xls
Author: lstefanov-hp



Step No.	Time	Activity/Remarks	TC/TLM	Display/ Branch	AIT Comment
End of Procedure					