

Enable/Disable write to ACC CPU and COCOS registers or EEPROM
 File: C_CRP_OBS_2100.xls
 Author: Liviu Stefanov



Procedure Summary

Objectives

This Herschel and Planck common OBSM contingency procedure is used to Enable or Disable the write access to the ACC CPU and COCOS registers or EEPROM. The write access via TC(6,2) or TC(8,4,7,1) is enabled/disabled.

Note: The write access to ACC ASW/BSW code and constants can be Enabled/Disabled using procedure C_CRP_OBS_2102.

Summary of Constraints

n/a

Spacecraft Configuration

Start of Procedure

ACC in operational mode
 - Write access to ACC CPU and COCOS registers or EEPROM Enabled or Disabled

End of Procedure

ACC in operational mode
 - Write access to ACC CPU and COCOS registers or EEPROM Disabled or Enabled

Reference File(s)

Input Command Sequences

Output Command Sequences

OCRP210A
 OCRP210B
 OCRP210C
 OCRP210D

Referenced Displays

ANDs **GRDs** **SLDs**
 ZAA09999


Configuration Control Information

DATE	FOP ISSUE	VERSION	MODIFICATION DESCRIPTION	AUTHOR	SPR REF
30/01/08	1	1	Created	lstefanov-hp	


Enable/Disable write to ACC CPU and COCOS registers or EEPROM
 File: C_CRP_OBS_2100.xls
 Author: lstefanov-hp




Procedure Flowchart Overview



Enable/Disable write to ACC CPU and COCOS registers or EEPROM
 File: C_CRP_OBS_2100.xls
 Author: lstefanov-hp





Step No.	Time	Activity/Remarks	TC/TLM	Display/ Branch	AIT Comment
Beginning of Procedure					
OCRP2100 <i>TC Seq. Name</i> : OCRP2100 (ENA/DIS W EEPROM/REG) Enable/Disable write to ACC CPU and COCOS registers or EEPROM <i>TimeTag Type:</i> <i>Sub Schedule ID:</i> <input type="checkbox"/>					
1		Verify initial conditions		Next Step: 2	
		Check: - ACC in operational mode - ENA/DIS status of write access to ACC CPU and COCOS registers and EEPROM			
1.1		Check ACC in operational mode			
1.2		Check write protection status			
		Note: Note that the parameters CPU/COCOS and EEPROM write protection status (daughters of DID_BSW_MEM_ACCESS) are part of the default ACC diagnostic packet (BSW1) ; thus to acquire these parameters the packet must be enabled .			
		Note: Following TM check assumes write access to CPU and COCOS registers and EEPROM is Disabled .			
		Verify Telemetry CpuCocosWrtProt AEGU1050 = ENABLED		AND=ZAA09999	
		Verify Telemetry EEPromWriteProt AEGU3050 = ENABLED		AND=ZAA09999	
2		SWITCH type: [Switch]		Next Step: ENA W EEPROM 7 DIS W REG 11 ENA W REG 3 DIS W EEPROM 15	
End of Sequence					
OCRP210A <i>TC Seq. Name</i> : OCRP210A (ENA W ACC REGISTERS) Enable write to ACC CPU and COCOS registers <i>TimeTag Type:</i> N <i>Sub Schedule ID:</i> <input type="checkbox"/>					

Enable/Disable write to ACC CPU and COCOS registers or EEPROM File: C_CRP_OBS_2100.xls Author: lstefanov-hp	
---	--

Step No.	Time	Activity/Remarks	TC/TLM	Display/ Branch	AIT Comment
14		Verify final status of CPU and COCOS registers write protection		Next Step: END	
		Note: Protection Enabled = Write access Disabled Protection Disabled = Write access Enabled			
		Note: Note that the parameter CPU/COCOS write protection status (daughter of DID_BSW_MEM_ACCESS) is part of the default ACC diagnostic packet (BSW1); thus to acquire this parameter the packet must be enabled.			
		Verify Telemetry CpuCocosWrtProt AEGU1050	= ENABLED	AND=ZAA09999	
End of Sequence					
OCR210D <i>TC Seq. Name : OCR210D (DIS W ACC EEPROM)</i> <i>Diabile write to ACC EEPROM</i> <i>TimeTag Type: N</i> <i>Sub Schedule ID:</i> <input type="checkbox"/>					
15		Manual Stack manipulation Load command sequence OCR210D on top of the Manual Stack		Next Step: 16	
15.1		Sequence data FP: N/A TT: N/A			
16		Verify initial status of EEPROM write protection		Next Step: 17	
		Note: Protection Enabled = Write access Disabled Protection Disabled = Write access Enabled			
		Note: Note that the parameter EEPROM write protection status (daughter of DID_BSW_MEM_ACCESS) is part of the default ACC diagnostic packet (BSW1); thus to acquire this parameter the packet must be enabled.			
		Verify Telemetry EEPromWriteProt AEGU3050	= DISABLED	AND=ZAA09999	
17		Disable write to EEPROM		Next Step: 18	
		Uplink TC with ARM GO			

Enable/Disable write to ACC CPU and COCOS registers or EEPROM
 File: C_CRP_OBS_2100.xls
 Author: lstefanov-hp




Step No.	Time	Activity/Remarks	TC/TLM	Display/ Branch	AIT Comment
		Execute Telecommand <p style="text-align: right;">DisableEEwrite</p> <i>TC Control Flags :</i> <p style="text-align: right;">GBM IL DSE --Y -- ---</p> <i>Subsch. ID : 20</i> <i>Det. descr. : Disable write to EEPROM</i>	AC805070	TC	
18		Verify final status of EEPROM write protection		Next Step: END	
		Note: Protection Enabled = Write access Disabled Protection Disabled = Write access Enabled			
		Note: Note that the parameter EEPROM write protection status (daughter of DID_BSW_MEM_ACCESS) is part of the default ACC diagnostic packet (BSW1) ; thus to acquire this parameter the packet must be enabled .			
		Verify Telemetry <p style="text-align: center;">EEPromWriteProt AEGU3050 = ENABLED</p>	= ENABLED	AND=ZAA09999	
End of Sequence					
End of Procedure					