

**JPL Hardware Requirements Certification Review – SPIRE Element No. D-32428A**

<b>Assembly / Subsystem</b>		<b>PEM</b>		<b>Phone</b>		<b>Section</b>		<b>Date</b>		
SPIRE		Martin Herman		(818) 354-8541		385		8 August, 2005		
<b>Drawing/ Part No.</b>	<b>Dwg. Rev.</b>	<b>Nomenclature</b>		<b>Serial No.</b>	<b>Model</b>	<b>Type</b>	<b>Final IR No.</b>	<b>Mass (Meas. / Req.)</b>		
10209750-1	B	JFET Module		020	FLT-Spare	N/A	926201	274.5 gm / 305 gm		
<b>Check applicable answer and provide explanation in remarks column</b>		<b>Y</b>	<b>E</b>	<b>N</b>	<b>O</b>	<b>N</b>	<b>A</b>	<b>Remarks</b>	<b>Data Attachments</b>	<b>Signature &amp; Date</b>
1. Are all drawings and specifications complete, approved, released and frozen?		X							14. Latest Top Assembly drawings <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	<i>Cognizant Engineer</i>
2. Do the released drawings and specifications reflect all approved changes?		X							15. List of open ECRs <input type="checkbox"/> Attached <input checked="" type="checkbox"/> None	<i>PEM</i>
3. Is hardware identical to other hardware delivered? If no, provide difference list.		X							16. Waivers (RFW request for waiver) <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	<i>QA Engineer</i>
4. Does the hardware meet its functional requirements, specifications, waivers, ICDs?		X					EIDP attached.		17. Open MRB <input type="checkbox"/> Attached <input checked="" type="checkbox"/> None	<i>Environments/Reliability</i>
5. Are all IR and MRB dispositioned and concurred by QA?		X							18. Open PFR on this H/W <input type="checkbox"/> Attached <input checked="" type="checkbox"/> None	<i>Mission Assurance Mgr.</i>
6. Is complete as-built list information included in the build book?		X							19. Open PFR on similar H/W PFR #Z86998 <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	<i>Project Office</i>
7. Have all required environmental tests & analyses been completed?		X					ETAS and RFW for Sine Vibration are attached		20. Handling Document → See Item 11 <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	<i>P /</i>
8. Is all required assembly and/or subsystem level functional testing complete?		X					Performance Test Data Attached.		21. Shortage List <input type="checkbox"/> Attached <input checked="" type="checkbox"/> None	
9. Have all piece parts, processes and materials been approved by JPL?		X							22. Requirements Verification Matrix <input checked="" type="checkbox"/> Attached (See #4, #7, #8) <input type="checkbox"/> None	
10. Does this hardware meet all contamination control requirements?		X					Parts, processes and MIUL met all contamination control and out-gassing requirements.		23. Qualification Status <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	
11. Are all shipping containers, shipping and special handling procedures ready?		X					See Attached Document D-26790		24. Mate / Demate Record <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	
12. Is additional work required to bring this hardware to flight (flight-spare) readiness?			X						25. Operating Log <input checked="" type="checkbox"/> Attached (See Item # 24) <input type="checkbox"/> None	
13. Is this hardware acceptable for flight?		X							26. MICD <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	

S/N 020



**RAL EIDP Table of Contents Versus JPL HRCR Check List Item Numbers**

RAL EIDP Section Number	RAL EIDP Title	JPL HRCR Check List Item Number	Notes
1	Shipping Documents		Shipper and Final IR
2	Transportation, Packing, Handling & Integration Procedures	11	Special Handling Document D-26790
3	Certificate of Conformance / Delivery Review Board MOM		HRCR book is the C of C
4	As Built Configuration Status List	1 & 2	Assembly Drawings
5	List of Waivers	4	RFW (request for waiver) Attached
6	Copies of Waivers	4 & 7	RFW (request for waiver) Attached
7	List of Non-Conformance Reports		See RFW in 4 & 7
8	Copies of Non-Conformance Reports		See RFW in 4 & 7
9	Cleanliness Statement		Final IR QA Inspection
10	Operational Manual		NA
11	Top Level Drawings (inc. Family Tree)	14	Top Assembly Drawing
12	Interface Drawings	26	MICD Drawing
13	Functional, Block & Mechanical Drawings		NA
14	Electrical Circuit Drawings		NA
15	Serialized Components List		In build books – not shipped
16	Mass Properties/ Power Budget	HRCR Check List Page 1	Mass listed in HRCR check list
17	Qualification Status List / Test Matrix	23	Qualification Unit Test Matrix
18	Test Reports	4, 7, 8, 23	
19	Open Work / Deferred Work / Open Tests		NA
20	Calibration Data		NA
21	Historical Record	23	Qualification Unit Test Matrix
22	Manufacturing Logbook(s)		In build books – not shipped
23	Operating Time / Cycle Record	25	
24	Connector Mating Record	24	
25	Age Sensitive Items Record		NA
26	Pressure Vessels – History/Test Record		NA
27	Temporary Installation Record		NA
28	Reference List of EIDPs (Lower level)		NA
29	Other Useful Information		NA

JPL Hardware Requirements  
Certification Review (HRCR)

Junction Field Effect Transistor (JFET)  
Flight-Spare Module

10209750-1      S/N 020

SPIRE Element  
Herschel Space Observatory Project

August 8, 2005

### Configuration of Module, Boards & Membranes

Module 10209750-1	S/N 20	S/N 20
PWB 10209760-1	S/N 50	S/N 51
Membrane 10209758-1	J6.11.4	J6.11.6

## **Attachment of HRCR Items #1 Drawing Release Status**

***ALL ASSEMBLY & PARTS DRAWINGS ARE RELEASED IN PDMS***


Released Drawings:

- 10209719-1 assembly built per released Rev. A drawing (studlock)**
- 10209722-1 assembly built per released Rev. B drawing (interface drawing)**
- 10209750-1 assembly built per released Rev. B drawing (module assy)**
- 10209751-1 assembly built per released Rev. B drawing (chassis 1)**
- 10209752-1 assembly built per released Rev. A drawing (chassis 2)**
- 10209753-1 assembly built per released Rev. A drawing (chassis 3)**
- 10209754-1 assembly built per released Rev. C drawing (mount)**
- 10209756-1 assembly built per released Rev. B drawing (chassis lid)**
- 10209757-1 assembly built per released Rev. A drawing (membrane)**
- 10209758-1 assembly built per released Rev. A drawing (membrane assy)**
- 10209759-1,-2,-4 redlined Rev. B drawing (gasket)**
- 10209760-1 assembly built per released Rev. C drawing (board assembly)**
- 10209761-1 assembly built per released Rev. C drawing (solder connector)**
- 10209769-1 assembly built per released Rev. A drawing (stiffener)**
- 10209777-1 assembly built per released Rev. B drawing (board)**
- 10209858-2 assembly built per released Rev. A drawing (special fastener)**
- 10217636-1 assembly built per released Rev. A drawing (clip)**

### Attachment of HRCR Item #4: EIDP (End Item Data Package)

EIDP Coverage For JFET Testing						
<b>Unit Identification</b>						
Name	:	JFET PFM Module				
Part #	:	10209750-1				
S/N	:	#020				
<b>Environmental Testing</b>						
		<b>Axes Tested</b>	<b>Temp</b>	<b>Duration/ # of Cycle</b>	<b>Requirement</b>	<b>Source</b>
Random Vibration Test		X, Y, Z	Rm T	1 min/axis	X, Y, Z	SSSD, JFET-DES-07
High Level Sine Vibe Test		None	NA	NA	X, Y, Z	SSSD, JFET-DES-07
Bakeout		NA	80 C	24 hrs	> 24 HRS	
Thermal Cycles		NA	RmT to 80 K	2	Minimum 1	D-20549
<b>Performance Characteristics</b>						
			<b>Specification</b>		<b>Source</b>	<b>Waiver</b>
Power needed for <11 bad channels (Min Perf.)	5.87 mW		11 mW for CQM, 7 mW for PFMFS		SSSD, JFET-TEC-05, JFET-PER-02	
Power needed for <4 bad channels (Design Value)	6.42 mW		11 mW for CQM, 7 mW for PFMFS		SSSD, JFET-TEC-05, JFET-PER-02	
Power needed for 100 % Yield per unit	7.00 mW		NA		NA	
Median Noise at < 11 bad chs.	9.33 nV/rtHz	<15 nV/rtHz	<7 nV/rtHz		SSSD, JFET-PER-01	
Median Noise at < 4 bad chs.	8.87 nV/rtHz	Min	Design		SSSD, JFET-PER-01	
Median Noise at 100 % Yield.	7.23 nV/rtHz	Performance	Value		SSSD, JFET-PER-01	
# of Channels over the max. offset voltage	0	< 15 mV			SSSD, BDA-DRCU-27	
Common Mode Rejection Ratio	< -60 dB by design, as measured in EM4 unit				SSSD, BDA-DRCU-11	
<b>Board Level Details</b>						
		<b>Board SH 050 (JAA-JDD)</b>		<b>Board SH 051 (JAA'-JDD')</b>		<b>Source</b>
# Channels Tested	:	24		24		
Median Noise at 3.5 mW	:	8.37 nV/rtHz		6.81 nV/rtHz		SSSD, JFET-PER-01
# of good channels at 3.5 mW	:	20	83.3% Yield	24	100% Yield	SSSD, JFET-PER-02
Power Needed for 100 % Yield	:	3.80 mW		3.20 mW		SSSD, JFET-PER-02
Median Noise at High Power (w/ 100 % Yield)	:	8.08 nV/rtHz		6.70 nV/rtHz		SSSD, JFET-PER-01
Median Gain at High Power	:	0.97		0.97		NA
Heater Resistance, 4K Reference value	:	3.79 kΩ		3.79 kΩ		NA
<b>Definitions</b>						
Good Channels	:	Noise less than a min. performance value of 15 nV/rtHz				
Yield	:	# of Good Channels / 24				
<b>Filenames</b>						
Noise Measurements	:	JFET_Mod20_brd50_Noise_perfEIDP.xls		JFET_Mod20_brd51_Noise_perfEIDP.xls		
Source Voltages (RmT, 4K)	:	JFET Module 20,21 source voltage data,50,51,47,53 061305.xls				
<b>Notes</b>						
1)	The Base temperature for all performance characterization was 4K					
2)	All Noise Measurements were made with the inputs shorted to ground					
3)	Type of membranes:	SN050: 33% Overetched		SN051: 40% Overetched		

## Attachment of HRCR Item #7: RFW (Request For Waiver)

	<b>REQUEST FOR WAIVER / DEVIATION (RFW/RFD)</b>	<b>PRODUCT ASSURANCE Space Science and Technology Department</b>
---	---	--

<b>RFW/RFD Number:</b>	<b>HR-SP-JPL-RFW-005v1</b>
------------------------	----------------------------

<b>Spacecraft / Project</b>	Herschel	<b>Originator's Name</b>	Kalyani Sukhatme		
<b>System / Experiment / Model</b>	SPIRE	<b>Signature / Date</b>			
<b>Sub-System</b>	detectors	<b>Request Type</b> (Highlight applicable request)	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; text-align: center;">Waiver (RFW)</td> <td style="width: 50%; text-align: center;">Deviation (RFD)</td> </tr> </table>	Waiver (RFW)	Deviation (RFD)
Waiver (RFW)	Deviation (RFD)				
<b>Assembly</b>		<b>Organisation</b>	Jet Propulsion Laboratory		
<b>Sub-Assembly</b>		<b>Ref. Doc. / Drwg No.</b>	SPIRE-JPL-PRJ-000456		
<b>Item</b>		<b>References</b>			
<b>Serial No.</b>					

<b>RFW/RFD Title</b>	BDA and JFET module sine test deletion
----------------------	--

End Items(s) Affected (Hardware, Software)		
Name	CI-Number	Model(s)
Bolometric Detector Assemblies JFET Modules		CQM, PFM, FS CQM, PFM, FS

Requirement / Interface Documents Affected				
Specification/Drawing Title	Number	Issue	Date	App. Paragraph
BDA-SSSD (SPIRE-JPL-PRJ-000456)		3.2	Jan 7, 2003	BDA-DES-10, JFET-DES-07


**Description of Deviation / Discrepancy / Non-Conformance**

High Level Sine- Vibe Test is not performed on these units

**Other Items or Requirements (Potentially) Affected**

**Need for RFW/RFD and Rationale for Acceptance**

The hardware has to be qualified under a cold vibration test and is installed in the cold vibration facility for the purpose of the test. The high level sine vibration test configuration will put the hardware and the personnel at risk since the cold vibration facility is not structurally capable of withstanding the high levels. Obtaining additional resources (cost and schedule) for developing a new set-up is not feasible at this time.  
Up issue RFW to 5v1 with this note added  
There is no Requirement to do a high level sine test on previously Qualified units, Only Random Acceptance level test are required.

	Approved	Rejected	Name	Date
Engineering:	REF SPIRE – RAL-MOM- 002250		 Digitally signed by Eric Clark Date: 2004.12.22 08:57:49 Z	20 December 04
Product Assurance:				20 December 04
CCB-Chairman:				
Principle Investigator				
Product Assurance:				
Co-Investigator				
Prime Contractor				
ESA Project Office				




Attachment of HRCR Item #7: ETAS (Environmental Test Summary)

<b>ENVIRONMENTAL TEST AUTHORIZATION AND SUMMARY (ETAS)</b>						
AUTHORIZATION SECTION						
PROJECT Herschel			LOG NO. HS043			
SUBSYSTEM/ASSEMBLY TITLE E JFET Modules S/N 20,21				DATE ISSUED 5/9/05		
REFERENCE DESIGNATION NUMBER		PART NO. (IF MULTIPLE, ATTACH LIST) 10209750-1		REV. SERIAL NO. 020,021		
HARDWARE TYPE <input type="checkbox"/> EM QUAL <input checked="" type="checkbox"/> FLIGHT <input type="checkbox"/> FLIGHT SPARE <input type="checkbox"/> OTHER			PRE-ENVIRONMENTAL INSPECTION REPORT NUMBER (ATTACH IR)			
WIRING HARNESS <input type="checkbox"/> EM QUAL <input type="checkbox"/> FLIGHT <input type="checkbox"/> EM <input type="checkbox"/> SE			PART NO.		REV. SERIAL NO.	
TEST DESCRIPTION (CHECK ALL APPLICABLE) <input type="checkbox"/> SINE VIBRATION <input type="checkbox"/> PYROSHOCK <input type="checkbox"/> ACOUSTIC <input type="checkbox"/> EMC <input type="checkbox"/> OTHER _____ <input checked="" type="checkbox"/> RANDOM VIBRATION <input checked="" type="checkbox"/> THERMAL VAC. <input type="checkbox"/> THERMAL ATMOSPHERE				TYPE OF TEST <input type="checkbox"/> QUALIFICATION <input type="checkbox"/> FLIGHT ACCEPTANCE <input checked="" type="checkbox"/> PROTO FLIGHT <input type="checkbox"/> RETEST		
WILL ALL TESTS/LEVELS/DURATIONS REQUIRED BY THE PROJECT DOCUMENTS BE PERFORMED ON THIS UNIT? <input checked="" type="checkbox"/> YES <input type="checkbox"/> NO (IF NO, ATTACH EXCEPTIONS LIST) ENTER PROJ. DOC. NO. AND REV. _____						
HAS THE UNIT PASSED ALL PRE-ENVIRONMENTAL FUNCTIONAL TESTS? <input checked="" type="checkbox"/> YES <input type="checkbox"/> NO (IF NO, ATTACH EXCEPTIONS LIST) BRIEF EXPLANATION						
HAVE ALL DESIGN ANALYSES BEEN COMPLETED AND REQUIRED CHANGES BEEN IMPLEMENTED? <input checked="" type="checkbox"/> YES <input type="checkbox"/> NO (IF NO, ATTACH EXCEPTIONS LIST) BRIEF EXPLANATION						
IS THE TEST ARTICLE IDENTICAL TO OTHER FLIGHT UNITS? <input checked="" type="checkbox"/> YES <input type="checkbox"/> NO (IF NO, ATTACH EXCEPTIONS LIST) BRIEF EXPLANATION						
ARE ALL PFRs AGAINST THIS UNIT CLOSED? <input checked="" type="checkbox"/> YES <input type="checkbox"/> NO (IF NO, ATTACH EXCEPTIONS LIST) BRIEF EXPLANATION						
HAVE ALL WAIVERS AND ECRs BEEN APPROVED AND ARE THEY INCORPORATED? <input checked="" type="checkbox"/> YES <input type="checkbox"/> NO (IF NO, ATTACH EXCEPTIONS LIST) BRIEF EXPLANATION						
<b>TEST AUTHORIZED BY</b>						
COGNIZANT ENGINEER <i>[Signature]</i>		DATE	TECHNICAL MGR./INSTR MRG./PI PREP REP <i>[Signature]</i>	DATE	ENVIRONMENTAL REQUIREMENTS ENG. <i>[Signature]</i>	
<b>SUMMARY SECTION</b>						
TEST AGENCY (IF MULTIPLE, ATTACH SUMMARY AND TEST DATES) JPL Building 144		TEST INITIATION DATE 05/10/05	ACCUMULATED OPERATING HOURS PRIOR TO FIRST ENVIRONMENTAL TEST			
SERIAL NUMBERS ACTUALLY TESTED 020,021		TEST TERMINATION DATE	OPERATING HOURS DURING ENVIRONMENTAL EXPOSURE			
<b>TEST DESCRIPTION</b>						
VIBRATION AXES: X Y Z SINE VIBRATION <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> RANDOM VIBRATION <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/>		ACOUSTIC <input type="checkbox"/>	PYROSHOCK SHOCK AXES: X Y Z <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> SHOCKS/AXIS:	<input checked="" type="checkbox"/> THERMAL VACUUM PRESSURE: <10E-5 <77K NO OF CYCLES: 2 = # <= 3	<input type="checkbox"/> TEMPERATURE ATMOSPHERE	<input type="checkbox"/> OTHER
EMC <input type="checkbox"/> ESD		<input type="checkbox"/> COND. SUSC. <input type="checkbox"/> RAD. SUSC.	<input type="checkbox"/> COND. EMIS. <input type="checkbox"/> RAD. EMIS.	<input type="checkbox"/> ISOLATION <input type="checkbox"/> MAGNETICS	TEMP. LEVEL (°c) AND ACCUMULATED DURATION (HRS.) HOT: _____°c, _____h COLD: _____°c, _____h HOT: _____°c, _____h COLD: _____°c, _____h	
WERE THERE ANY PFRs GENERATED DURING ENVIRONMENTAL TESTS? <input type="checkbox"/> YES <input checked="" type="checkbox"/> NO (IF NO, ATTACH EXCEPTIONS LIST)			LIST PFR NOS. / BRIEF EXPLANATION			
ARE THE POST ENVIRONMENTAL DAMAGE INSPECTIONS COMPLETE? <input checked="" type="checkbox"/> YES <input type="checkbox"/> NO (IF YES, ATTACH A COPY OF THE INSPECTION REPORTS. IF NO, ATTACH EXPLANATION)			LIST PFR NOS. / BRIEF EXPLANATION			
WERE ALL PLANNED TESTS/LEVELS/DURATIONS ACHIEVED? <input checked="" type="checkbox"/> YES <input type="checkbox"/> NO (IF NO, ATTACH EXCEPTIONS LIST)			LIST PFR NOS. / BRIEF EXPLANATION			
<input type="checkbox"/> TESTS HAVE NOT BEEN SUCCESSFULLY COMPLETED. SEE THE ATTACHED SUMMARY FOR ACTIONS THAT NEED TO BE TAKEN.						
COGNIZANT ENGINEER <i>[Signature]</i>		DATE	TECHNICAL MGR./INSTR MRG./PI PREP REP <i>[Signature]</i>	DATE	ENVIRONMENTAL REQUIREMENTS ENG. <i>[Signature]</i>	
HARDWARE HAS SUCCESSFULLY COMPLETED THE ENVIRONMENTAL TESTS LISTED ON THIS FORM OR REMAINING ACTIONS HAVE BEEN TAKEN, INCLUDING RETEST.						
COGNIZANT ENGINEER <i>[Signature]</i>		DATE	TECHNICAL MGR./INSTR MRG./PI PREP REP <i>[Signature]</i>	DATE	ENVIRONMENTAL REQUIREMENTS ENG. <i>[Signature]</i>	

Vib performed on 05/10/05 # 19105 245460

**Attachment of HRCR Item #7: ETAS (Environmental Test Summary)**

	<b>ENVIRONMENTAL TEST AUTHORIZATION AND SUMMARY (ETAS)</b>
<b>OTHER AUTHORIZATION PROVISIONS AND EXPLANATIONS</b>	
<p>is a 3-axis warm vibration test (room temp) done on the JFET flight modules SN020 and 021. The test will be done with the JFET unit mounted inside a mock-up JFET rack. The unit will be assessed both before and after the test with visual inspections and electrical checkouts. 3 response accelerometers will be mounted onto the JFET rack in order to give response data.</p> <p>2 to 3 vacuum thermal cycles will also be completed.</p> <p>2 cycles were completed. R/b 7/12/05</p>	
FORM 2 JPL 2683 R 1/98 FF	

Attachment of HRCR Item #7: ETAS (Environmental Test Summary)

ENVIRONMENTAL TEST AUTHORIZATION AND SUMMARY (ETAS)		ENVIRONMENTAL TEST SUMMARY				COMMENTS														
HARDWARE	S/N	ETAS	TEST ENVIRONMENT LEVELS & DURATION	DATE TEST PERFORMED	TEST AGENCY		PASS/ FAIL													
SPIRE JFET (10209750-1)	020,02 1	HSO43	<p>X, Y, and Z 1 minute Random Vibe</p> <table border="1"> <thead> <tr> <th>Frequency [Hz]</th> <th>Spec [g<sup>2</sup>.Hz]</th> </tr> </thead> <tbody> <tr> <td>20</td> <td>0.01</td> </tr> <tr> <td>100</td> <td>0.05</td> </tr> <tr> <td>300</td> <td>0.05</td> </tr> <tr> <td>499</td> <td>0.0214</td> </tr> <tr> <td>500</td> <td>0.0214</td> </tr> <tr> <td>2000</td> <td>0.00214</td> </tr> </tbody> </table> <p>Each axis 1/4 g sine sweep 20-2000 Hz each axis</p> <p>2-3 vacuum thermal cycles. &lt;10E-5 mbar, &lt;70K</p>	Frequency [Hz]	Spec [g <sup>2</sup> .Hz]	20	0.01	100	0.05	300	0.05	499	0.0214	500	0.0214	2000	0.00214			
Frequency [Hz]	Spec [g <sup>2</sup> .Hz]																			
20	0.01																			
100	0.05																			
300	0.05																			
499	0.0214																			
500	0.0214																			
2000	0.00214																			

## Attachment of HRCR Item # 8: Test Data - Source Voltage Data

JFET SOURCE VOLTAGE MEASUREMENT																	
SN20,21 module, re-test in green dewar.																	
power cable		pwr1		pwr2		pwr3		pwr4		pwr1		pwr2		pwr3		pwr4	
Date		6/30/2005		6/30/2005		6/30/2005		6/30/2005		7/5/2005		7/5/2005		7/5/2005		7/5/2005	
T <sub>plate</sub>		4 K		4 K		4 K		4 K		rmT		rmT		rmT		rmT	
T <sub>JFET</sub>		4 K		4 K		4 K		4 K		rmT		rmT		rmT		rmT	
V <sub>dd</sub>		3		3		3		3		3		3		3		3	
V <sub>ss</sub>		-1.5		1.5		-1.5		-1.5		-1.5		-1.5		-1.5		-1.5	
V <sub>dd</sub> '		2.741		2.752		2.756		2.713		2.716		2.727		2.73		2.679	
V <sub>ss</sub> '		-1.239		-1.25		-1.253		-1.211		-1.213		-1.224		-1.227		-1.177	
I <sub>dd</sub>		0.9897		0.948		0.936		1.0994		1.072		1.0303		1.0203		1.2114	
I <sub>ss</sub>		0.9886		0.947		0.9346		1.0983		1.0706		1.029		1.019		1.2101	
SN		50		51		47		53		50		51		47		53	
Channel #			DELTA		DELTA		DELTA		DELTA		DELTA		DELTA		DELTA		DELTA
1	a	0.924	0.007	0.684	0.001	1.059	0.007	0.483	0.002	1.183	0.006	0.957	0.001	1.318	0.007	0.772	0.005
	b	0.931		0.685		1.066		0.485		1.189		0.956		1.325		0.777	
2	a	0.861	0.001	0.642	0.003	0.721	0.003	0.580	0.001	1.123	0.001	0.915	0	0.994	0.003	0.865	0.001
	b	0.862		0.645		0.724		0.581		1.124		0.915		0.997		0.866	
3	a	0.755	0.003	0.762	0	0.716	0.001	0.392	0.004	1.019	0.004	1.028	0	0.991	0	0.682	0.006
	b	0.758		0.762		0.717		0.396		1.023		1.028		0.991		0.688	
4	a	0.855	0.002	0.862	0.008	0.956	0.012	0.497	0.002	1.116	0	1.125	0.008	1.220	0.009	0.787	0.001
	b	0.857		0.870		0.944		0.499		1.116		1.133		1.211		0.788	
5	a	0.796	0.002	0.725	0.004	0.584	0.021	0.553	0.004	1.061	0.001	0.993	0.002	0.861	0.022	0.839	0.006
	b	0.798		0.721		0.563		0.557		1.062		0.991		0.839		0.845	
6	a	0.923	0.003	0.764	0.011	0.923	0.005	0.544	0.001	1.182	0.002	1.035	0.009	1.192	0.005	0.833	0
	b	0.926		0.775		0.918		0.543		1.184		1.044		1.187		0.833	
7	a	0.860	0	0.699	0.004	0.614	0.023	0.731	0.001	1.123	0.001	0.971	0.004	0.892	0.024	1.015	0.001
	b	0.860		0.703		0.591		0.732		1.124		0.975		0.868		1.014	
8	a	0.780	0.007	0.686	0	0.684	0	0.471	0.007	1.049	0.004	0.957	0.001	0.967	0	0.765	0.008
	b	0.787		0.686		0.684		0.478		1.053		0.958		0.967		0.773	
9	a	0.787	0.001	1.324	0.013	1.039	0.01	0.464	0.001	1.057	0.001	1.568	0.013	1.311	0.008	0.776	0.001
	b	0.786		1.311		1.049		0.463		1.056		1.555		1.319		0.775	
10	a	0.781	0.005	0.778	0.002	0.685	0.001	0.692	0.005	1.057	0.003	1.047	0	0.970	0.001	0.993	0.003
	b	0.776		0.780		0.686		0.687		1.054		1.047		0.971		0.990	
11	a	0.660	0.01	0.762	0.007	0.751	0.003	0.694	0.002	0.941	0.009	1.028	0.014	1.044	0.003	0.987	0.002
	b	0.670		0.769		0.754		0.696		0.950		1.042		1.047		0.989	
12	a	0.867	0.001	0.697	0.001	0.785	0.004	0.563	0.009	1.135	0.001	0.974	0.001	1.075	0.005	0.863	0.008
	b	0.868		0.696		0.789		0.572		1.134		0.973		1.080		0.871	
13	a	0.824	0.006	0.676	0.001	0.783	0.002	0.482	0.004	1.097	0.004	0.960	0.001	1.064	0.001	0.777	0.006
	b	0.818		0.677		0.785		0.486		1.093		0.961		1.065		0.783	
14	a	0.832	0.001	0.675	0.003	0.780	0.001	0.565	0.005	1.104	0	0.956	0.004	1.062	0.002	0.862	0.004
	b	0.831		0.678		0.779		0.570		1.104		0.960		1.060		0.866	
15	a	0.867	0.009	0.946	0.01	0.927	0.005	0.437	0.001	1.132	0.006	1.213	0.008	1.199	0.003	0.743	0.002
	b	0.858		0.956		0.932		0.436		1.126		1.221		1.202		0.741	
16	a	1.498	0.007	0.679	0.003	0.771	0.001	0.593	0.001	1.737	0.006	0.966	0.002	1.060	0	0.880	0.002
	b	1.505		0.678		0.772		0.592		1.743		0.964		1.060		0.878	
17	a	1.503	0.012	1.057	0.006	0.767	0.002	0.530	0.006	1.741	0.012	1.315	0.006	1.043	0.001	0.820	0.005
	b	1.491		1.063		0.769		0.536		1.729		1.321		1.044		0.825	
18	a	1.383	0.012	0.691	0.001	0.857	0.016	0.458	0.004	1.624	0.01	0.964	0.001	1.129	0.016	0.746	0.004
	b	1.395		0.692		0.841		0.454		1.634		0.965		1.113		0.742	
19	a	0.735	0.003	1.035	0.002	0.483	0.013	0.517	0.002	1.019	0.003	1.289	0.004	0.780	0.016	0.803	0.002
	b	0.738		1.037		0.496		0.519		1.022		1.293		0.796		0.805	
20	a	1.132	0.008	1.095	0.01	0.675	0.001	0.587	0.004	1.399	0.008	1.349	0.01	0.952	0.001	0.872	0.004
	b	1.124		1.085		0.674		0.583		1.391		1.339		0.953		0.868	
21	a	0.799	0.005	1.323	0.008	0.808	0.001	0.462	0.005	1.063	0.005	1.566	0.008	1.077	0.002	0.750	0.005
	b	0.794		1.315		0.809		0.457		1.058		1.558		1.079		0.745	
22	a	0.854	0.013	1.000	0.006	1.171	0.012	0.226	0.007	1.112	0.012	1.254	0.005	1.426	0.011	0.522	0.008
	b	0.841		0.994		1.159		0.219		1.100		1.249		1.415		0.514	
23	a	0.720	0.006	0.822	0.003	0.776	0.007	0.405	0.001	0.991	0.002	1.085	0.002	1.048	0.006	0.694	0.002
	b	0.726		0.819		0.783		0.406		0.993		1.083		1.054		0.696	
24	a	0.903	0.002	0.995	0.008	0.920	0.001	0.959	0.006	1.162	0.001	1.248	0.006	1.183	0.001	1.225	0.005
	b	0.905		0.987		0.919		0.965		1.163		1.242		1.184		1.230	

Attachment of HRCR Item # 8: Noise Test Data

JFET S/N50 NOISE MEASUREMENT AT 4K											
	Pwr1	Pwr2	Pwr4	Pwr9	Pwr5	Pwr3	Pwr5b	Pwr7	Pwr8	Pwr10	
Vdd (V)	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.8
Vss (V)	1.7	1.5	1.45	1.44	1.43	1.4	1.35	1.3	1.25	1.2	
Vdd' (V)	2.507	2.53	2.535	2.534	2.538	2.541	2.547	2.553	2.559	2.564	
Vss' (V)	-1.417	-1.239	-1.195	-1.186	-1.177	-1.151	-1.106	-1.062	-1.017	-0.973	
Idd (mA)	1.116	1.0303	1.0089	1.0044	1.0002	0.9877	0.9655	0.944	0.9224	0.9009	
Iss (mA)	1.072	0.9865	0.9652	0.9608	0.9566	0.944	0.922	0.9006	0.8791	0.8577	
I (mA)	1.094	1.0084	0.98705	0.9826	0.9784	0.96585	0.94375	0.9223	0.90075	0.8793	
P (mW)	4.292856	3.8006596	3.6818965	3.655272	3.634756	3.5659182	3.44751875	3.3341145	3.221082	3.1100841	
	-16	-16	-16	-16	-16	-16	-16	-16	-16	-16	
Channel Num			Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz
Channel: 1	7.05	6.19	6.62	7.34	8.38	6.71	5.26	6.66	6.90	7.69	
Channel: 2	7.65	7.12	7.86	8.28	7.03	6.60	8.26	6.75	6.47	7.69	
Channel: 3	6.48	5.59	5.86	5.61	6.59	7.50	5.31	6.44	6.23	6.73	
Channel: 4	7.78	9.42	10.07	9.30	10.36	10.96	13.51	18.83	19.84	22.47	
Channel: 5	6.79	7.25	5.84	6.50	7.88	6.21	6.27	6.07	6.26	5.54	
Channel: 6	7.99	8.22	7.47	7.94	7.82	7.99	8.58	11.18	13.84	15.14	
Channel: 7	7.19	8.01	7.09	7.26	7.72	7.36	8.11	8.08	8.04	9.62	
Channel: 8	8.57	10.82	14.61	11.22	13.45	16.70	26.19	26.27	34.76	38.74	
Channel: 9	7.30	8.16	9.82	8.55	9.33	9.48	10.87	12.29	18.21	19.89	
Channel: 10	6.77	6.84	6.83	6.44	5.89	7.82	6.69	8.48	7.33	8.31	
Channel: 11	7.32	6.24	6.19	6.98	5.77	6.58	6.76	6.25	7.92	9.30	
Channel: 12	6.45	6.05	7.32	6.49	6.93	7.01	8.03	8.58	7.52	9.25	
Channel: 13	8.36	7.21	9.58	9.49	10.08	11.08	13.40	15.53	19.10	20.61	
Channel: 14	8.29	10.99	14.67	16.28	15.29	18.97	25.50	33.35	39.01	51.93	
Channel: 15	8.64	8.57	7.20	6.18	8.84	7.42	7.93	8.35	8.68	9.04	
Channel: 16	6.49	8.62	8.07	8.89	9.37	9.59	10.60	14.92	19.21	29.14	
Channel: 17	7.29	6.26	6.56	6.60	6.51	6.97	5.84	8.09	5.02	7.22	
Channel: 18	6.86	8.28	10.22	9.37	9.45	8.14	10.48	10.23	6.87	8.04	
Channel: 19	13.13	13.09	13.01	9.82	13.32	11.47	8.48	8.96	9.44	10.23	
Channel: 20	6.48	11.78	14.99	15.31	16.65	21.77	22.45	37.34	37.93	42.66	
Channel: 21	7.94	7.10	9.36	8.03	8.64	8.23	8.89	10.73	13.20	16.12	
Channel: 22	9.68	11.03	8.99	8.17	9.85	9.63	7.73	7.21	9.17	9.03	
Channel: 23	7.57	7.37	6.24	6.77	6.08	6.95	6.64	8.25	5.84	7.89	
Channel: 24	9.50	13.79	17.27	19.19	18.24	20.14	25.92	38.04	53.44	78.40	
<b>Median</b>	7.44	8.08	7.97	8.10	8.74	8.07	8.37	8.77	8.93	9.46	
<b>Overall Mean</b>	7.82	8.50	9.24	9.00	9.56	10.05	11.15	13.62	15.43	18.78	
<b>Good Mean</b>	7.82	8.50	8.89	7.87	8.54	8.19	8.38	8.75	8.05	8.26	
MP Req'd						15					
Yield	1.00	1.00	0.96	0.88	0.88	0.83	0.83	0.75	0.67	0.58	
# Good Ch.	24	24	23	21	21	20	20	18	16	14	
# Bad Ch.	0	0	1	3	3	4	4	6	8	10	
JFET_Mod20_brd50_Noise_perfEIDP.xls											

**Attachment of HRCR Item # 8: Test Data - Source Voltage & Noise**

<b>JFET S/N51 NOISE MEASUREMENT AT 4K</b>									
	Pwr3	Pwr2	Pwr1	Pwr4	Pwr5b	Pwr5	Pwr9	Pwr6	Pwr7
Vdd (V)	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.8
Vss (V)	1.6	1.4	1.3	1.1	1.08	1.05	1.04	1.03	1
Vdd' (V)	2.532	2.549	2.565	2.587	2.59	2.593	2.594	2.594	2.599
Vss' (V)	-1.34	-1.162	-1.073	-0.895	-0.877	-0.85	-0.842	-0.833	-0.806
Idd (mA)	1.0279	0.9423	0.8993	0.8131	0.8042	0.7911	0.7867	0.7825	0.7694
Iss (mA)	0.987	0.9017	0.8589	0.7731	0.7643	0.7513	0.7469	0.7427	0.7297
I (mA)	1.00745	0.922	0.8791	0.7931	0.78425	0.7712	0.7668	0.7626	0.74955
P (mW)	3.9008464	3.421542	3.1981658	2.7615742	2.71899475	2.6552416	2.6347248	2.6134302	2.55221775
	-16	-16	-16	-16	-6	-16	-6	-6	-6
Channel Num	Vn @150 Hz			Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz
Channel: 1	7.13	7.52	6.35	5.85	7.42	6.89	7.95	6.66	6.54
Channel: 2	7.92	5.77	5.95	8.30	8.88	8.07	8.52	8.97	9.60
Channel: 3	6.38	6.84	6.08	10.97	12.43	14.34	15.40	17.07	18.44
Channel: 4	6.36	5.63	5.17	6.82	6.49	8.01	8.48	8.01	8.18
Channel: 5	8.87	10.52	11.60	13.02	10.08	14.72	11.95	12.50	14.23
Channel: 6	8.02	8.71	8.19	8.25	10.25	8.71	7.94	8.68	10.82
Channel: 7	6.19	5.97	6.55	6.49	7.32	6.34	6.22	8.08	7.28
Channel: 8	6.14	6.01	7.15	9.31	10.52	10.51	10.19	9.60	10.19
Channel: 9	5.66	5.29	6.38	7.19	5.76	7.21	6.41	7.77	7.45
Channel: 10	6.73	6.40	5.68	8.52	9.63	10.81	10.88	11.89	12.78
Channel: 11	6.61	6.78	7.50	9.47	10.18	11.02	13.10	12.94	16.55
Channel: 12	7.26	5.59	6.59	8.87	11.23	11.53	12.83	13.22	13.81
Channel: 13	6.24	6.46	6.10	8.93	8.36	8.40	9.15	10.04	11.42
Channel: 14	6.44	7.15	6.75	9.83	10.64	11.89	11.79	12.42	15.75
Channel: 15	6.43	8.66	10.41	11.93	13.67	12.51	12.09	11.34	11.53
Channel: 16	7.60	7.05	7.28	11.30	15.36	15.28	19.64	15.17	25.79
Channel: 17	5.85	7.46	6.06	9.34	8.96	10.48	11.30	11.04	13.10
Channel: 18	6.16	7.11	6.65	10.24	10.27	8.79	11.05	10.55	9.53
Channel: 19	7.44	7.51	7.33	8.88	10.09	12.75	10.89	10.17	8.93
Channel: 20	7.57	6.52	6.80	10.54	13.85	16.83	18.11	22.33	28.26
Channel: 21	7.29	5.50	7.54	8.60	11.68	12.48	12.65	12.29	16.16
Channel: 22	7.01	6.99	7.26	9.84	10.72	11.24	13.91	13.49	17.17
Channel: 23	6.56	7.22	5.91	11.29	12.95	14.28	18.94	20.74	24.28
Channel: 24	7.05	6.72	8.62	18.34	18.61	17.99	18.44	18.07	17.16
<b>Median</b>	6.67	6.81	6.70	9.33	10.26	11.13	11.54	11.62	12.94
<b>Overall Mean</b>	6.87	6.89	7.08	9.67	10.64	11.30	11.99	12.21	13.95
<b>Good Mean</b>	6.87	6.89	7.08	9.29	10.06	10.52	10.38	10.51	10.36
MP Req'd	15	15	15	15	15	15	15	15	15
Yield	1.00	1.00	1.00	0.96	0.92	0.88	0.79	0.79	0.63
# Good Ch.	24	24	24	23	22	21	19	19	15
# Bad Ch.	0	0	0	1	2	3	5	5	9
JFET_Mod20_brd51_Noise_perfEIDP.xls									

## Attachment of HRCR Item # 9: SPIRE MIUL Cover Page

MIUL = Material Identification & Utilization List

Declared Materials List's and Processes List are not included in this HRCR

### Materials and Processes List

SPIRE

JPL D-25725

REV B

1/05/04

This technical data is export controlled under U.S. law and is being transferred by JPL to ESA for use exclusively on the Herschel/Planck projects. The information may not be used for any other purposes, and shall not be re-transferred or disclosed to any other party without the prior written approval of NASA.

Reviewed by:

  
M. Knopp M&P Engineer

**Attachment of HRCR Item # 11:**

**See End of This HRCR Package for  
“JFET Module Handling Document”**





## Attachment of HRCR Item # 23: Qualification Compliance Test

### Qualification Model JFET Module

#### EIDP Coverage For JFET Testing

Unit Identification						
Name	JFET QM Module					
Part #	10209750-1					
S/N	#001					
Environmental Testing						
	Axes Tested	Temperature	Duration/# of Cycle	Requirement	Source	Waiver
Random Vibration Test:	X, Y, Z	100 K	2 min/axis	X, Y, Z	SSSD, JFET-DES-07	
High Level Sine Vibe Test	None	NA	NA	X, Y, Z	SSSD, JFET-DES-07	HR-SP-JPL-RFW_005
Bakeout	NA	80 C	72 Hours	90C, 72 Hrs	D-20549	
Thermal Cycles	NA	RmT to 90 K	27	Minimum 15	D-20549	
Performance Characteristics						
		Specification			Source	Waiver
Power needed for <11 bad channels (Min Perf.)	9.1 mW	11 mW for CQM, 7 mW for PFM/FS			SSSD, JFET-TEC-05, JFET-PER-02	RFW in process
Power needed for <4 bad channels (Design Value)	10.8 mW	11 mW for CQM, 7 mW for PFM/FS			SSSD, JFET-TEC-05, JFET-PER-02	
Power needed for 100 % Yield per unit	13.5 mW	NA			NA	
Median Noise at < 11 bad chs.	7.13 nV/rtHz	<15 nV/rtHz			SSSD, JFET-PER-01	
Median Noise at < 4 bad chs.	6.1 nV/rtHz	Min	<7 nV/rtHz		SSSD, JFET-PER-01	
Median Noise at 100 % Yield.	6.97 nV/rtHz	Performance	Design Value		SSSD, JFET-PER-01	
# of Channels over the max. offset voltage	0	< 15 mV for CQM < 15 mV for PFM/FS			SSSD, BDA-DRC J-27	
Common Mode Rejection Ratio	< -60 dB by design, as measured in EM4 unit				SSSD, BDA-DRC J-11	
Board Level Detail						
	Board SN 001				Source	
# Channels Tested	24					
Median Noise at 3.5 mW	18 nV/rtHz				SSSD, JFET-PER-01	
# of good channels at 3.5 mW	7	29% Yield			SSSD, JFET-PER-02	
Power Needed for 100 % Yield	6.75 mW				SSSD, JFET-PER-02	
Median Noise at High Power (w/ 100 % Yield)	6.97 nV/rtHz				SSSD, JFET-PER-01	
Median Gain at High Power	0.98				NA	
Definitions						
Good Channels	No less than a min. performance value of 15 nV/rtHz					
Yield	# of Good Channels / 24					
Filenames						
Noise Measurements	QualJFETPostVibeNoise_Summary.pdf					
Notes						
1) The Base temperature for a performance characterization was 4K						
2) All Noise Measurements were made with the inputs shorted to ground						

**Attachment of HRCR Item # 24 & #25: Mate/Demate & Operation Logs**

Hardware ID	JFET S/N 20, 21						
Date	Time	AIDS	Power	Mate	Demate	Transport	Notes
9-May	8:00 AM	245460				X	103 -> 183
9-May	8:00 AM	245460		X			Mate All Connectors
9-May	8:00 AM	245460					Measure all resistances
9-May	8:00 AM	245460	X				30 min each board, warm S.V. test (green dewar)
9-May	8:00 AM	245460					Assemble into CSF
9-May	8:00 AM	245460			X		Remove all shorting connectors, close out CSF
10-May	8:00 AM	245460				X	183->144
10-May	8:00 AM	245460					Pump out
10-May	8:00 AM	245460					Run 3-axis warm shake
10-May	8:00 AM	245460				X	144->183
10-May	8:00 AM	245460		X			Install shorting connectors
10-May	8:00 AM	245460				X	Remove JFETs from CSF
18-May	8:00 AM	245460		X			Install into blue dewar
18-May	8:00 AM	245460	X				Take source voltage measurements
18-May	8:00 AM	245460			X		Remove from blue dewar, store in flight cabinet
13-Jun	8:00 AM	245595		X			Install into green dewar
13-Jun	8:00 AM	245595					Pump out
13-Jun	8:00 AM	245595	X				30 min each board, warm S.V. test (green dewar)
14-Jun	8:00 AM	245595					Transfer LN2
14-Jun	8:00 AM	245595					Transfer Helium
15-Jun	8:00 AM	245595	X				30 min each board, cold S.V. test (green dewar)
16-Jun	8:00 AM	245595	X				6 hours, board 50 noise
17-Jun	8:00 AM	245595	X				5 hours, board 51 noise
17-May	8:00 AM	245595	X				6 hours, board 47 noise
21-Jun	8:00 AM	245595	X				6 hours, board 53 noise
24-Jun	8:00 AM	245595					warm dewar
27-Jun	8:00 AM	245595					pump out
27-Jun	9:00 AM	245595	X				30 min each board, warm S.V. test (green dewar)
28-Jun	1:00 PM	245595					cool dewar
29-Jun	8:00 AM	245595	X				30 min each board, cold S.V. test (green dewar)
30-Jun	8:00 AM	245595	X				2 hours, board 50, gain and CMRR
30-Jun	10:00 AM	245595	X				2 hours, board 51, gain and CMRR
30-Jun	12:00 AM	245595	X				2 hours, board 47, gain and CMRR
30-Jun	2:00 PM	245595	X				2 hours, board 53, gain and CMRR
30-Jun	6:00 PM	245595					warm dewar
5-Jul	8:00 AM	245595	X				30 min each board, warm S.V. test (green dewar)
6-Jul	8:00 AM	245595			X	X	Demate, Transport 183->103

Attachment of HRCR Item # 24 & #25: Mate/Demate & Operation Logs (continued)


OPERATION LOG SHEET -- SPIRE JFET BOARDS MODULE

DEVICE (BRD) S/N: 0501065 PROJECT: SPIRE/JFET BOARD USE THE "NOTE" COLUMN TO DESCRIBE ACTIONS

DATE	TIME	TECH	PWR ON	PWR OFF	MATE				DEMATE				TRANSFERT	NOTE	
					JAA	JBB	JCC	JDD	JAA	JBB	JCC	JDD			
2-8-05	8:00	NAN													
2-23-05	3:00	NAN			✓	✓	✓	✓	-	-	-	-			GND'S CHASSIS - SAVER ON
3/9/05	10:00	NAN			-	-	-	-	-	-	-	-			GND CHASSIS "
3/9/05	10:00	NAN	✓	✓	-	-	-	-	-	-	-	-			GND CHASSIS "
4/22/05		NAN			-	-	-	-	-	-	-	-			SOURCE "
4/22/05		NAN	✓	✓	-	-	-	-	-	-	-	-			GND CHASSIS SOURCE
5/2/05		BOB/2004							✓	✓	✓	✓			REMOVE SAVERS
5/2/05		NAN			✓	✓	✓	✓			✓	✓			GND CHASSIS
5/2/05		NAN					✓	✓	✓	✓					SOURCE TEST
5/5/05		NAN			✓	✓	✓	✓			✓	✓			GND CHASSIS
5/5/05		NAN	✓	✓			✓	✓	✓	✓					SOURCE TEST



Attachment of HRCR Item # 26: MICD - JFET Interface Drawing 10209722 (p 1 of 2)



Attachment of HRCR Item # 26: MICD - JFET Interface Drawing 10209722 (p 2 of 2)

	12	11	10	9	8	7	6	5	4	3	2	1			
H	JAA JFET OUTPUT 1B			JAA' JFET OUTPUT 2A			JCC JFET INPUT 1			JDD JFET SERVICE 1			JCD' JFET INPUT 2		
	PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE	
	1	SIGNAL M+		1	SIGNAL M+		1	BIAS V+		1	VSS		1	BIAS V+	
	2	SIGNAL N+		2	SIGNAL N+		2	BIAS V-		2	V+		2	BIAS V-	
	3	SIGNAL P+		3	SIGNAL P+		3	SIGNAL Y+		3	H+		3	SIGNAL Y+	
	4	SIGNAL R+		4	SIGNAL R+		4	SIGNAL W-		4	V-		4	SIGNAL W-	
	5	SIGNAL S+		5	SIGNAL S+		5	SIGNAL V+		5	V-		5	SIGNAL V+	
	6	SIGNAL T+		6	SIGNAL T+		6	SIGNAL T+		6	H+		6	SIGNAL T+	
	7	SIGNAL U-		7	SIGNAL U-		7	SIGNAL S-		7	V+		7	SIGNAL S-	
	8	SIGNAL V-		8	SIGNAL V-		8	SIGNAL P+		8	VSS		8	SIGNAL P+	
	9	SIGNAL W-		9	SIGNAL W-		9	SIGNAL N-		9	BIAS GND		9	SIGNAL N-	
	10	SIGNAL X-		10	SIGNAL X-		10	SIGNAL L-		10	Vdd		10	SIGNAL L-	
	11	SIGNAL Y-		11	SIGNAL Y-		11	SIGNAL K+		11	H-		11	SIGNAL K+	
	12	SIGNAL Z-		12	SIGNAL Z-		12	SIGNAL I-		12	CHASSIS GND		12	SIGNAL I-	
	13	FPU GND		13	FPU GND		13	SIGNAL H+		13	H-		13	SIGNAL H+	
	14	SIGNAL M-		14	SIGNAL M-		14	SIGNAL F+		14	Vdd		14	SIGNAL F+	
	15	SIGNAL N-		15	SIGNAL N-		15	SIGNAL E-		15	BIAS GND		15	SIGNAL E-	
	16	SIGNAL P-		16	SIGNAL P-		16	SIGNAL C+		JDD' JFET SERVICE 2			16	SIGNAL C+	
	17	SIGNAL R-		17	SIGNAL R-		17	SIGNAL B-		PIN #	PIN PURPOSE		17	SIGNAL B-	
	18	SIGNAL S-		18	SIGNAL S-		18	SIGNAL A-		1	VSS'		18	SIGNAL A-	
	19	SIGNAL T-		19	SIGNAL T-		19	BIAS GND		2	V+		19	BIAS GND'	
	20	SIGNAL U+		20	SIGNAL U+		20	SIGNAL Z+		3	H+		20	SIGNAL Z+	
	21	SIGNAL V+		21	SIGNAL V+		21	SIGNAL X-		4	V-		21	SIGNAL X-	
	22	SIGNAL W+		22	SIGNAL W+		22	SIGNAL W+		5	V-		22	SIGNAL W+	
	23	SIGNAL X+		23	SIGNAL X+		23	SIGNAL U-		6	H+		23	SIGNAL U-	
24	SIGNAL Y+		24	SIGNAL Y+		24	SIGNAL T-		7	V+		24	SIGNAL T-		
25	SIGNAL Z+		25	SIGNAL Z+		25	SIGNAL R+		8	VSS'		25	SIGNAL R+		
G	JBB JFET OUTPUT 1A			JBB' JFET OUTPUT 2B			JCC JFET INPUT 1			JDD JFET SERVICE 1			JCD' JFET INPUT 2		
	PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE	
	1	SIGNAL A+		1	SIGNAL A+		26	SIGNAL P-		9	BIAS GND'		26	SIGNAL P-	
	2	SIGNAL B+		2	SIGNAL B+		27	SIGNAL M+		10	Vdd'		27	SIGNAL M+	
	3	SIGNAL C+		3	SIGNAL C+		28	SIGNAL L+		11	H-		28	SIGNAL L+	
	4	SIGNAL D+		4	SIGNAL D+		29	SIGNAL J-		12	CHASSIS GND'		29	SIGNAL J+	
	5	SIGNAL E+		5	SIGNAL E+		30	SIGNAL I+		13	H-		30	SIGNAL I+	
	6	SIGNAL F+		6	SIGNAL F+		31	SIGNAL G-		14	Vdd'		31	SIGNAL G-	
	7	SIGNAL G-		7	SIGNAL G-		32	SIGNAL F-		15	BIAS GND'		32	SIGNAL F-	
	8	SIGNAL H-		8	SIGNAL H-		33	SIGNAL D+					33	SIGNAL D+	
	9	SIGNAL I-		9	SIGNAL I-		34	SIGNAL C-					34	SIGNAL C-	
	10	SIGNAL J-		10	SIGNAL J-		35	SIGNAL A+					35	SIGNAL A+	
	11	SIGNAL K-		11	SIGNAL K-		36	SIGNAL Z-					36	SIGNAL Z-	
	12	SIGNAL L-		12	SIGNAL L-		37	SIGNAL Y-					37	SIGNAL Y-	
	13	FPU GND		13	FPU GND		38	SIGNAL X+					38	SIGNAL X+	
	14	SIGNAL A-		14	SIGNAL A-		39	SIGNAL V-					39	SIGNAL V-	
	15	SIGNAL B-		15	SIGNAL B-		40	SIGNAL U+					40	SIGNAL U+	
	16	SIGNAL C-		16	SIGNAL C-		41	SIGNAL S+					41	SIGNAL S+	
	17	SIGNAL D-		17	SIGNAL D-		42	SIGNAL R-					42	SIGNAL R-	
	18	SIGNAL E-		18	SIGNAL E-		43	SIGNAL N+					43	SIGNAL N+	
	19	SIGNAL F-		19	SIGNAL F-		44	SIGNAL M-					44	SIGNAL M-	
	20	SIGNAL G+		20	SIGNAL G+		45	SIGNAL K-					45	SIGNAL K-	
	21	SIGNAL H+		21	SIGNAL H+		46	SIGNAL J+					46	SIGNAL J+	
	22	SIGNAL I+		22	SIGNAL I+		47	SIGNAL H-					47	SIGNAL H-	
	23	SIGNAL J+		23	SIGNAL J+		48	SIGNAL G+					48	SIGNAL G+	
24	SIGNAL K+		24	SIGNAL K+		49	SIGNAL E+					49	SIGNAL E+		
25	SIGNAL L+		25	SIGNAL L+		50	SIGNAL D-					50	SIGNAL D-		
F	JBB JFET OUTPUT 1A			JBB' JFET OUTPUT 2B			JCC JFET INPUT 1			JDD JFET SERVICE 1			JCD' JFET INPUT 2		
	PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE	
	1	SIGNAL A+		1	SIGNAL A+		51	SIGNAL B+					51	SIGNAL B+	
	2	SIGNAL B+		2	SIGNAL B+										
	3	SIGNAL C+		3	SIGNAL C+										
	4	SIGNAL D+		4	SIGNAL D+										
	5	SIGNAL E+		5	SIGNAL E+										
	6	SIGNAL F+		6	SIGNAL F+										
	7	SIGNAL G-		7	SIGNAL G-										
	8	SIGNAL H-		8	SIGNAL H-										
	9	SIGNAL I-		9	SIGNAL I-										
	10	SIGNAL J-		10	SIGNAL J-										
	11	SIGNAL K-		11	SIGNAL K-										
	12	SIGNAL L-		12	SIGNAL L-										
	13	FPU GND		13	FPU GND										
	14	SIGNAL A-		14	SIGNAL A-										
	15	SIGNAL B-		15	SIGNAL B-										
	16	SIGNAL C-		16	SIGNAL C-										
	17	SIGNAL D-		17	SIGNAL D-										
	18	SIGNAL E-		18	SIGNAL E-										
	19	SIGNAL F-		19	SIGNAL F-										
	20	SIGNAL G+		20	SIGNAL G+										
	21	SIGNAL H+		21	SIGNAL H+										
	22	SIGNAL I+		22	SIGNAL I+										
	23	SIGNAL J+		23	SIGNAL J+										
24	SIGNAL K+		24	SIGNAL K+											
25	SIGNAL L+		25	SIGNAL L+											
E	JBB JFET OUTPUT 1A			JBB' JFET OUTPUT 2B			JCC JFET INPUT 1			JDD JFET SERVICE 1			JCD' JFET INPUT 2		
	PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE	
	1	SIGNAL A+		1	SIGNAL A+										
	2	SIGNAL B+		2	SIGNAL B+										
	3	SIGNAL C+		3	SIGNAL C+										
	4	SIGNAL D+		4	SIGNAL D+										
	5	SIGNAL E+		5	SIGNAL E+										
	6	SIGNAL F+		6	SIGNAL F+										
	7	SIGNAL G-		7	SIGNAL G-										
	8	SIGNAL H-		8	SIGNAL H-										
	9	SIGNAL I-		9	SIGNAL I-										
	10	SIGNAL J-		10	SIGNAL J-										
	11	SIGNAL K-		11	SIGNAL K-										
	12	SIGNAL L-		12	SIGNAL L-										
	13	FPU GND		13	FPU GND										
	14	SIGNAL A-		14	SIGNAL A-										
	15	SIGNAL B-		15	SIGNAL B-										
	16	SIGNAL C-		16	SIGNAL C-										
	17	SIGNAL D-		17	SIGNAL D-										
	18	SIGNAL E-		18	SIGNAL E-										
	19	SIGNAL F-		19	SIGNAL F-										
	20	SIGNAL G+		20	SIGNAL G+										
	21	SIGNAL H+		21	SIGNAL H+										
	22	SIGNAL I+		22	SIGNAL I+										
	23	SIGNAL J+		23	SIGNAL J+										
24	SIGNAL K+		24	SIGNAL K+											
25	SIGNAL L+		25	SIGNAL L+											
D	JBB JFET OUTPUT 1A			JBB' JFET OUTPUT 2B			JCC JFET INPUT 1			JDD JFET SERVICE 1			JCD' JFET INPUT 2		
	PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE	
	1	SIGNAL A+		1	SIGNAL A+										
	2	SIGNAL B+		2	SIGNAL B+										
	3	SIGNAL C+		3	SIGNAL C+										
	4	SIGNAL D+		4	SIGNAL D+										
	5	SIGNAL E+		5	SIGNAL E+										
	6	SIGNAL F+		6	SIGNAL F+										
	7	SIGNAL G-		7	SIGNAL G-										
	8	SIGNAL H-		8	SIGNAL H-										
	9	SIGNAL I-		9	SIGNAL I-										
	10	SIGNAL J-		10	SIGNAL J-										
	11	SIGNAL K-		11	SIGNAL K-										
	12	SIGNAL L-		12	SIGNAL L-										
	13	FPU GND		13	FPU GND										
	14	SIGNAL A-		14	SIGNAL A-										
	15	SIGNAL B-		15	SIGNAL B-										
	16	SIGNAL C-		16	SIGNAL C-										
	17	SIGNAL D-		17	SIGNAL D-										
	18	SIGNAL E-		18	SIGNAL E-										
	19	SIGNAL F-		19	SIGNAL F-										
	20	SIGNAL G+		20	SIGNAL G+										
	21	SIGNAL H+		21	SIGNAL H+										
	22	SIGNAL I+		22	SIGNAL I+										
	23	SIGNAL J+		23	SIGNAL J+										
24	SIGNAL K+		24	SIGNAL K+											
25	SIGNAL L+		25	SIGNAL L+											
C	JBB JFET OUTPUT 1A			JBB' JFET OUTPUT 2B			JCC JFET INPUT 1			JDD JFET SERVICE 1			JCD' JFET INPUT 2		
	PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE	
	1	SIGNAL A+		1	SIGNAL A+										
	2	SIGNAL B+		2	SIGNAL B+										
	3	SIGNAL C+		3	SIGNAL C+										
	4	SIGNAL D+		4	SIGNAL D+										
	5	SIGNAL E+		5	SIGNAL E+										
	6	SIGNAL F+		6	SIGNAL F+										
	7	SIGNAL G-		7	SIGNAL G-										
	8	SIGNAL H-		8	SIGNAL H										

**Attachment of HRCR Item # 11:**

JFET Module

Handling Document D-26790

Field Effect Transistor (JFET) Module 10209750-1

Prepared by: Kalyani Sukhatme      10 September, 2003

Revised by: Roger Welker & Steve Tseng    11 August, 2005



## 1. Introduction

This document provides guidelines for electrical handling of bench top testing for the SPIRE JFET Module.

### 1.1 Hardware Description

Each JFET module has two sets of 24 JFET channels. The JFET channels are populated on 1.0 micron thick Silicon Nitride membranes which provides thermal isolation. The operating temperature for these JFETs is  $\sim 120$  K. The process of powering up the JFETs dissipates heat into the membrane resulting in a temperature increase with respect to the base temperature (4K to 10 K). Higher the power dissipation, higher is the temperature of the JFETs.

Each JFET channel consists of a matched pair of FETs (Figure 1.1-1) with a requirement for the offset voltage of less than **15 mV** between the matched pair. [The characteristic offset voltage is the difference between the source voltages ( $V_{sa}$  and  $V_{sb}$  with respect to ground) of the two FETs.]




Figure 1.1-1

The Gates of the JFETs are the 'Inputs' of the circuit and the Sources ( $V_{sa}$  and  $V_{sb}$ ) of the JFETs are the outputs, as marked in Figure 1.1-1.  $V_{dd}$  and  $V_{ss}$  are the power lines for the circuit.

## 2. Handling

1. **The JFET Module is Contamination Sensitive:** Open shipment suitcase in an ISO 14644 Class 7 (FED-STD-209 Class 10,000) or cleaner cleanroom. Handle hardware with approved<sup>1</sup> nitrile or polyurethane ESD safe cleanroom gloves.

<sup>1</sup> JPL approved ESD safe cleanroom gloves are:

**Nitrile:**

Ansell-Edmont Nitrilite

<http://www.ansellpro.com/ce/products3.asp?pid=87>

Ansell-Edmont Nitrilite Silky

<http://www.ansellpro.com/ce/products3.asp?pid=149>

Ansell-Edmont Silky Ultra-Clean

<http://www.ansellpro.com/ce/products3.asp?pid=150>

Safeskin Critical (white)

[http://www.safeskin.com/crit\\_nt\\_glv.asp](http://www.safeskin.com/crit_nt_glv.asp)

**Polyurethane:**

Wilshire Technology DuraCLEAN call in US, 323-259-6469 for ordering information

D-26790

**2. The JFET Module is ESD Sensitive:**

Please handle with appropriate ESD hardware handling procedures. Handle with grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.

**ESD:** Handle with approved<sup>2</sup> wrist straps, ESD-safe gloves and ESD smocks at an approved ESD protected workstation<sup>3</sup>. All personnel within 1 meter of unprotected ESD sensitive hardware shall be certified for ESD awareness<sup>4</sup>. Maintain shorting plugs on the unit at all times, except when the unit is installed in the final assembly of the SPIRE instrument. JFET modules are shipped with two shorting plugs for ESD protection. Refer to attached electrical handling document for other important safety precautions. Follow all instructions for the use of wrist straps, ESD smocks, static protected work areas, ionizers, packing/unpacking and cable handling per JPL standard D-1348, rev. F (This document is available through the public domain by the following URL: [http://acquisition.jpl.nasa.gov/rfp/miri/dewar/DL-2671-584331/JPL\\_D-1348.pdf](http://acquisition.jpl.nasa.gov/rfp/miri/dewar/DL-2671-584331/JPL_D-1348.pdf)).

**ESD - Ionizer:** Prior to mate or demate of any connector, turn on an ionizer approved<sup>5</sup> for ESD sensitive components in clean room environment at least 5 minutes in advance and place/hold both sides of the connections in front of the ionized air stream for a minimum of 10 seconds before mating/demating operation. Position the ionizer near the hardware within the required distance per manufacturer's manual. Different makes and models of ionizers have different positioning requirements. During the mating/demating operations, it is necessary to follow the requirements for handling ESD sensitive hardware.

**ESD - Connection to GSE:** It is essential to ensure that all signal and bias lines of the GSE are grounded prior to mating the JFET hardware to the GSE. A save-to-mate check must be performed prior to connecting the JFET to the GSE. No excessive voltages and currents on all signal and bias lines shall be observed while the hardware is connected.

**QA Oversight:** Quality Assurance personnel should witness all handling, electrical testing, operation and integration of JFET flight hardware. At a minimum, a "two person" rule should be invoked at all times, where oversight by an independent party is provided to ensure hardware safety during handling, test and integration operations.

**Humidity Sensitive:** Place hardware in a humidity controlled ISO 14644 Class 7 (FED-STD 209 Class 10,000) cleanroom. Maintain humidity level at 35%-50% RH typical, for ESD safety.

<sup>2</sup> JPL approved wrist straps are:

- Speidel Twist-o-Flex™ brand metal expansion bracelet wrist straps
- 3M model 4600 adjustable molded thermoplastic wrist straps

<sup>3</sup> All work areas shall be certified and operated in compliance with the requirements of the following subsections sections of JPL-STD D-1348 rev. F section 2.3: subsections: 6, 8-11, 14-19, 21, 23 – 27, 29 – 36, 38 – 43 and 45.

<sup>4</sup> All personnel shall be trained and certified to the requirements of section 2.3.3 of JPL STD\_D-1348 rev. F.

<sup>5</sup> The ionizer performance shall be verified to comply with the requirements of JPL-STD-D-1348 rev. F, Table 1 for devices with human body model ESD sensitivity less than 50 volts. The ionizer shall discharge from  $\pm 1000$  volts to less than  $\pm 20$  volts in less than 20 seconds and have a float potential of less than  $\pm 20$  volts.

3. **The JFET Module is Fragile:** Please do not drop or otherwise shock the unit including the shipping suitcase and container. Do not remove the cover of the JFET Module.

D-26790

### 3. Power ON Procedure For Bench Top Testing Only

1. The JFET Module should be powered on **WITH the shorting plugs** (JPL Supplied Protection connectors) in place and with the **inputs shorted to ground**. Pins #9 and #15 on the 15-pin MDM connectors on the JFET Module are the bias grounds on the module. These pins should also be shorted to the power supply ground. Follow the approved RAL power-on procedure when connecting the inputs to the detector system.

Under no circumstances the unit should be powered up without the inputs shorted to ground either via the shorting plug (JPL Supplied) or via the detector system.

2. Do not exceed a voltage of +5 V for the Vdd line and -5 V for the Vss line of the JFET Module.
3. When removing the shorting plugs from the unit for installation into the instrument, please use standard ESD precautions including grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.

### 4. Electrical Check-out Test: Characteristic Offset Voltage Measurement For Bench Top Testing Only

- 1) Verify that the gates of the JFET channels (Inputs) are shorted together and grounded.
- 2) Apply the power supply ground to the bias ground pins on the unit (Pins 9 and 15 on the 15-pin MDM connectors)
- 3) Power on the JFET modules with Vdd = +3 V and Vss = -1.5 V
- 4) Verify that the handheld multimeter is in calibration.
- 5) Connect one side of the handheld multimeter to ground (Power supply ground).
- 6) And measure the voltage with respect to ground of each side ( $V_{sa}$  and  $V_{sb}$ ) of each channel.
- 7) Calculate the characteristic offset voltage ( $V_{offset}$ ) for each channel ( $V_{offset} = V_{sa} - V_{sb}$ )
- 8) Compare the values for each of the channels with the specific datasheet provided with the unit. The datasheets accompanying the unit also provides the values for the drain and source currents for a similar test performed at JPL.

**REFER TO MEASURED SOURCE VOLTAGE DATA FOR ACTUAL HARDWARE.** Here is an example of the source voltage values and the drain and the source currents obtained for such a test at room temperature are given in the Table 4-1

T, JFET	rm T
Vdd	3 V
Vss	-1.5 V
Idd	1.564 mA
Iss	1.5686 mA

Channel #	(V)	DELTA (V)
1	1.130	0
	1.130	
2	1.075	0.001
	1.074	
3	0.781	0.001
	0.780	
4	1.088	0.005
	1.093	
5	0.834	0.001
	0.833	
6	1.012	0.003
	1.015	
7	0.785	0.002
	0.787	
8	1.148	0.004
	1.144	
9	0.753	0
	0.753	
10	0.693	0.008
	0.701	
11	1.110	0.004
	1.114	
12	0.758	0.001
	0.759	
13	0.832	0.002
	0.830	
14	1.264	0.001
	1.265	
15	1.206	0
	1.206	
16	0.818	0.001
	0.819	
17	0.526	0.005
	0.521	
18	1.423	0
	1.423	
19	0.773	0.002
	0.775	
20	0.873	0.004
	0.877	
21	1.387	0.006
	1.393	
22	1.417	0.003
	1.420	
23	0.887	0.002

	0.889	
24	0.888	0.003
	0.891	

- END OF -

**Attachment of HRCR Item # 11:  
“JFET Module Handling Document D-26790”**

END OF  
HRCR PACKAGE