Assembly / Subsystem		PE	М			Phone		Section		Date
SPIRE		Ма	rtin	Herr	man	(818) 354-8	541	385		8 August, 2005
Drawing/ Part No.	Dwg. Rev.	No	men	clati	ure	Serial No.	Model	Туре	Final IR No.	Mass (Meas. / Req.)
10209750-1	В	JFI	ET N	lodu	lle	020	FLT-Spare	N/A	926201	274.5 gm / 305 gm
Check applicable answer a explanation in remarks col		Y E S	N O	N A	Remarks			Data	Attachments	Signature & Date
1. Are all drawings and specifications complete, approved, released and frozen?								14. Latest Top .	Assembly drawings	Cognizant Engineer
2. Do the released drawings specifications reflect all approximately app		х						15. List of open I	ECRs	PEM
3. Is hardware identical to ot delivered? If no, provide difference		х						16. Waivers (RF	W request for waiver)	QA Engineer
4. Does the hardware meet its functional requirements, specifications, waivers, ICDs?					EIDP attached.			17. Open MRB	🖂 None	Environments/Reliability
5. Are all IR and MRB disposic concurred by QA?	sitioned and	х						18. Open PFR o	n this H/W 🖾 None	Mission Assurance Mgr.
6. Is complete as-built list infinition included in the build book?	formation	х						19. Open PFR o	n similar H/W PFR #Z86998	Project Office
7. Have all required environr analyses been completed?	mental tests &	х			ETAS and RFW for Sine Vibration are attached			20. Handling Do	cument →See Item 11	РІ
8. Is all required assembly a subsystem level functional te		Х			Performance Test Data Attached.			21. Shortage Lis	t 🖂 None	
9. Have all piece parts, proc materials been approved by		Х						22. Requiremen ⊠ Attached (Se	ts Verification Matrix e #4, #7, #8) None	
10. Does this hardware mee contamination control require		х				sses and MIU on control and s.		23. Qualification	Status	
11. Are all shipping containe special handling procedures	ready?	Х			i i	d Document [)-26790	24. Mate / Dema	ate Record	
12. Is additional work require hardware to flight (flight-spar			Х					25. Operating Lo		
13. Is this hardware accepta	ble for flight?	Х						26. MICD	None	

S/N 020



RAL EIDP Section Number	RAL EIDP Title	JPL HRCR Check List Item Number	Notes
1	Shipping Documents		Shipper and Final IR
2	Transportation, Packing, Handling & Integration Procedures	11	Special Handling Document D-26790
3	Certificate of Conformance / Delivery Review Board MOM		HRCR book is the C of C
4	As Built Configuration Status List	1 & 2	Assembly Drawings
5	List of Waivers	4	RFW (request for waiver) Attached
6	Copies of Waivers	4 & 7	RFW (request for waiver) Attached
7	List of Non-Conformance Reports		See RFW in 4 & 7
8	Copies of Non-Conformance Reports		See RFW in 4 & 7
9	Cleanliness Statement		Final IR QA Inspection
10	Operational Manual		NA
11	Top Level Drawings (inc. Family Tree)	14	Top Assembly Drawing
12	Interface Drawings	26	MICD Drawing
13	Functional, Block & Mechanical Drawings		NA
14	Electrical Circuit Drawings		NA
15	Serialized Components List		In build books – not shipped
16	Mass Properties/ Power Budget	HRCR Check List Page 1	Mass listed in HRCR check list
17	Qualification Status List / Test Matrix	23	Qualification Unit Test Matrix
18	Test Reports	4, 7, 8, 23	
19	Open Work / Deferred Work / Open Tests		NA
20	Calibration Data		NA
21	Historical Record	23	Qualification Unit Test Matrix
22	Manufacturing Logbook(s)		In build books – not shipped
23	Operating Time / Cycle Record	25	
24	Connector Mating Record	24	
25	Age Sensitive Items Record		NA
26	Pressure Vessels – History/Test Record		NA
27	Temporary Installation Record		NA
28	Reference List of EIDPs (Lower level)		NA
29	Other Useful Information		NA

JPL Hardware Requirements Certification Review (HRCR)

Junction Field Effect Transistor (JFET) Flight-Spare Module

10209750-1 S/N 020

SPIRE Element Herschel Space Observatory Project

August 8, 2005

Configuration of N	Module, Boards	& Membranes
--------------------	----------------	-------------

Module 10209750-1	S/N 20	S/N 20
PWB 10209760-1	S/N 50	S/N 51
Membrane 10209758-1	J6.11.4	J6.11.6

Attachment of HRCR Items #1 Drawing Release Status

ALL ASSEMBLY & PARTS DRAWINGS ARE RELEASED IN PDMS

Released Drawings:

- 10209719-1 assembly built per released Rev. A drawing (studlock)
- **10209722-1** assembly built per released Rev. B drawing (interface drawing)
- 10209750-1 assembly built per released Rev. B drawing (module assy)
- **10209751-1** assembly built per released Rev. B drawing (chassis 1)
- 10209752-1 assembly built per released Rev. A drawing (chassis 2)
- 10209753-1 assembly built per released Rev. A drawing (chassis 3)
- 10209754-1 assembly built per released Rev. C drawing (mount)
- 10209756-1 assembly built per released Rev. B drawing (chassis lid)
- 10209757-1 assembly built per released Rev. A drawing (membrane)
- **10209758-1** assembly built per released Rev. A drawing (membrane assy)

10209759-1,-2,-4 redlined Rev. B drawing (gasket)

- 10209760-1 assembly built per released Rev. C drawing (board assembly)
- **10209761-1** assembly built per released Rev. C drawing (solder connector)
- **10209769-1** assembly built per released Rev. A drawing (stiffener)
- **10209777-1** assembly built per released Rev. B drawing (board)
- 10209858-2 assembly built per released Rev. A drawing (special fastener)
- 10217636-1 assembly built per released Rev. A drawing (clip)

Attachment of HRCR Item #4: EIDP (End Item Data Package)

			EIDP (Coverpage	For JEET	Testing		S •)
				- to page	. or or er			
	Unit Identfication	_						
	Name	:	JFET PFN					
	Part #	:	10209					
	S/N	:	#02	20				
	Environmemtal Testing							
	_		Axes		Duration/			
			Tested	Temp	# of Cycle	Requirement	Source	Waiver
							SSSD,	
	Random Vibration Test		X, Y, Z	Rm T	1 min/axis	X, Y, Z	JFET-DES-07	
	High Lavel Cine Ville Test		blana	NIA	NIO	V V 7	SSSD, JFET-DES-07	HR-SP-JPL- RFW-005
	High Level Sine Vibe Test Bakeout		None	NA 80 C		X, Y, Z > 24 HRS	JET-DES-07	NFVV-005
	Thermal Cycles	-	NA NA	Rm T to 80 K	24 hrs 2	Minimum 1	D-20549	
	mermai Cycles		NA	Nill to oo k	2	ivii inian i	D-20548	
F	Performance Characteristic	s						
				Specifi	cation	5	Source	Waiver
	Power needed for <11 bad			11 mVV fo	•		SSSD,	
	channels (Min Perf.)		5.87 mVV	7 mW for			05, JFET-PER-02	
	Power needed for <4 bad channels (Design Value)		6.42 mVV	11 mVV fo 7 mVV for			SSSD, 05, JFET-PER-02	
	Power needed for 100 %		0.42 ////	i nivvitor		0121-120-	00, 01 E1 PER-02	
	Yield per unit		7.00 mVV	NA	.		NA	
	Median Noise at < 11 bad chs.		9.33 nV/rtHz	<15 nV/rtHz		SSSD.	JFET-PER-01	
	Median Noise at < 4 bad chs.		8.87 nV/tHz	Min	Design		JFET-PER-01	
	Median Noise at 100 % Yield.		7.23 nV/rtHz	Performance Value			JFET-PER-01	
	# of Channels over the						SSSD,	
	max. offset voltage		0	< 15 m.V			BDA-DRCU-27	
	Common Mode Rejection Ratio		< -60 dB by de	sign, as measi	ured in EM4 (unit	SSSD, BDA-DRCU-11	
	Board Level Details		Basada		Dava	1.011.054		
			Board S (JAA-			'd SN 051 A'-JDD')	Source	
	# Channels Tested	:	24		24			
	Median Noise at 3.5 mW		8.37 n ^v	/ 4+11-7	e 04	nV/tHz	SSSD, JFET-PER-01	
	# of good channels	•	0.5711	83.3%	0.01	100%	SSSD,	
	at 3.5 mVV	:	20	Yield	24	Yield	JFET-PER-02	
	Power Needed for 100 % Yield	:	3.80 mVV		3.20 mVV		SSSD, JFET-PER-02	
	Median Noise at High Power (w/ 100 % Yield)		8.08 n ^v	//rtHz	6.70) nV/rtHz	SSSD, JFET-PER-01	
	Median Gain at High Power		0.9	7		0.97	NA	
	Heater Resistance, 4K Reference							
	value	:	3.79	kΩ	3	.79 kΩ	NA	
	Definitions							
	Good Channels	:	Noise less than		nance value	of 15 nV/tHz		
	Yield	:	# of Good Char	nnels / 24				
	Filenames							
	Noise Measurements	:					d51_Noise_perfEIDP.xls	
	Source Voltages (RmT, 4K)	:	JFET Module 20),21 source vo	ltage data,5	0,51,47,53 06130 I	J5.xls	
	Notes		L					
1)	The Base temperature for all perfor	ma	nce characteriz	ation was 4K				
2)	All Noise Measurements were made Type of membranes:	e w				(Ouerstehed		
22			SN050: 33% O	vereiched	JSINUST: 409	6 Overetched		

Attachment of HRCR Item #7: RFW (Request For Waiver)

Rusteerlend Appleton Laboratory		R WAIVER (RFW/RFD	? / DEVIATION)		Science	ASSURANCE and Technology artment					
		RFW	/RFD Number:	HR-S	P-JPL	-RFW-005v1					
Spacecraft / Project	Herschel		Originator's Name	Kal	yani Suki	hatme					
System / Experiment /	SPIRE		Signature / Date								
Model Sub-System	detectors		Request Type	Waiver (RFW) Deviation							
-		(Highlight applicable requ	est)		(RFD)					
Assembly			Organisation			ulsion Laboratory PL-PRJ-000456					
Sub-Assembly Item		+'	Ref. Doc. / Drwg No.	· —	SPIRE-J	-L-PRJ-000456					
Serial No.		I	References								
RFW/RFD Title BDA and JFET module sine test deletion											
	End Item	s(s) Affected	(Hardware, Software)							
Name			CI-Number			Model(s)					
Bolometric Detector Assen JFET Modules	nblies				M, PFM, M, PFM,						
			Documents Affecte								
Specification/Drawin		Number	Issue	Date		pp. Paragraph					
BDA-SSSD (SPIRE-JPL-P 000456)	RJ-		3.2	Jan 7. 2003	07	ES-10, JFET-DES-					
High Level Sine- Vibe Test	t is not performed on t	these units	repancy / Non-Conf nts (Potentially) Affe								
	Need for RF	W/RFD and R	ationale for Accepta	Ince							
The hardware has to be o purpose of the test. The since the cold vibration f resources (cost and sche Up issue RFW to 5v1 with There is no Requirement test are required.	high level sine vibra acility is not structu adule) for developin h this note added	tion test confi rally capable (g a new set-up	guration will put the of withstanding the o is not feasible at th oviously Qualified un	e hardwar high level his time.	e and the Is. Obtair	e personnel at risk ning additional					
Engineering:	REF SPIRE -		<u></u>	Digitally	signed by	20 December 04					
Product Assurance:	RAL-MOM- 002250		— <u>??</u> [in]	Eric Clari Date: 20	k 04.12.22	20 December 04					
CCB-Chairman:	AATTAA			08:57:49	z						
Principle Investigator											
Product Assurance:											
Co-Investigator											
Prime Contractor											
ESA Project Office											

Attachment of HRCR Item #7: ETAS (Environmental Test Summary)

	2						AND SUMMAR	IT (ETAS))
			AUTHORI	ZATION	SECTION		2000		
PROJECT Herschel						LOG NO HS043	•		
SURSYSTEWASSEMBLY TITLE						110040		DATE ISSUE	ED
E JFET Modules S/N 2	0,21							5/9/05	
eRENCE DESIGNATION NUN	IBER	PART NO. (IF 10209750-1		TACH LIST)		REV.		SERIAL NO. 020,021	
HARDWARE TYPE		_		_		PRE-EN	VIRONMENTAL INSPECT	TION REPORT N	IUMBER (ATTACH
EM QUAL XING HARNESS	FLIGHT	FLIGHT SPAR	RE	PART NO.	1	REV.		SERIAL NO	
	FLIGHT					nev.		John Ko	
TEST DESCRIPTION (CHECK ALL						TYPE OF	TEST		
SINE VIBRATION	PYROSHOCK	ACOUSTIC	EMC	OTHER	ı	QU	LIFICATION		ACCEPTANCE
		THERMAL AT					TO FLIGHT	RETES	T
	NO (IF NO, ATTACH E	EXCEPTIONS LIST	ŋ		D ON THIS UN DJ. DOC. NO.				
HAS THE UNIT PASSED ALL PRE				BRIEF EXP			1.1		1
YES	NO (IF NO, ATTACH E						- Vib	performe	0 -
	NO (IF NO, ATTACH E			BRIEF EXP					
IS THE TEST ARTICLE IDENTICA							- m 0.	5/10/05	
	NO (IF NO, ATTACH E	EXCEPTIONS LIS	T)	BRIEF EXP	LANATION		+ A1	05	-
ARE ALL PFRs AGAINST THIS UN					ANATION		# 2	95460	
	NO (IF NO, ATTACH E			BRIEF EXP	DANATION		~ ~	13100	-
HAVE ALL WAIVERS AND ECRs E	NO (IF NO, ATTACH E			BRIEF EXP	LANATION				
TEST AGENCY (IF MULTIPLE, AT JPL Building 144 SERIAL NUMBERS ACTUALLY TE		D TEST DATES)	TEST INITIA 05/10/05 TEST TERMIN				ERATING HOURS PRIO		
020,021									- 4
	-			DESCRIP					
VIBRATION	ACOUSTIC		OCK SHOCK		THERMAL VA			ATMOSPHERE	OTHER
AXES: X Y Z		,			SSURE: <10E	5			
SINE VIBRATION		SHOCKS/AXIS:		NO	F CYCLES	- # c=3	NO OF CYCLES:		
		COND. EMIS			TION	TEMP. L	EVEL (°c) AND ACCUM	ULATED DURAT	ON (HRS.)
		_		MAGN			HOT:°c,	_h COLD:_	°C,
		RAD. EMIS.		L MAGN	21100		HOT:°c,	h COLD:	°C,
WERE THERE ANY PFRs GENER	NO (IF NO, ATTACH	EXCEPTIONS LIS	T)	LIST	PFR NOS. / B	RIEFEXPL	ANATION		
	L DAMAGE INSPECT			LIST	PFR NOS. / B	RIEFEXPL	ANATION		
ARE THE POST ENVIRONMENTA	NO (IF YES, ATTACH								
ARE THE POST ENVIRONMENTA	REPORTS. IF N	O, ATTACH EXP	LANATION)						
	REPORTS. IF M /ELS/DURATIONS AC	NO, ATTACH EXP HIEVED? EXCEPTIONS LIS	T)		PFR NOS. / B				
ARE THE POST ENVIRONMENTA	REPORTS. IF M VELSIDURATIONS ACT NO (IF NO, ATTACH I CCESSFULLY COMPL	NO, ATTACH EXP HIEVED? EXCEPTIONS LIS .ETED. SEE THE	T)	UMMARY FO	R ACTIONS T			EQUIREMENTS	ENG. D

Attachment of HRCR Item #7: ETAS (Environmental Test Summary)

ENVIRONMENTAL TEST AUTHORIZATION AND SUMMARY (ETAS) OTHER AUTHORIZATION PROVISIONS AND EXPLANATIONS 3 is a 3-axis warm vibration test (room temp) done on the JFET flight modules SN020 and 021. The test will be une with the JFET unit mounted inside a mock-up JFET rack. The unit will be assessed both before and after the test with visual inspections and electrical checkouts. 3 response accelerometers will be mounted onto the JFET rack nse ann. 1al cycles will also be completen. 2 Cycles were completed. R/b 7/12/05 in order to give response data. 2 to 3 vacuum thermal cycles will also be completed. NE 2 JPL 2683 R 1/98 FF

Attachment of HRCR Item #7: ETAS (Environmental Test Summary)

JPL Hardware Requirements Certification Review – SPIRE Element No. D-32428A

Attachment of HRCR Item # 8: Test Data - Source Voltage Data

		E VOLI	SN20.21 ~		est in green	-												
			SN20,21 m	nodule, re-t	est in green	dewar.												
ower cabl	е		pwr1		pwr2		pwr3		pwr4		pwr1		pwr2		pwr3		pwr4	
)ate			6/30/	2005	6/30/	2005	6/30/	2005	6/30/	2005	7/5/2	2005	7/5/2	2005	7/5/2	2005	7/5/	2005
, plate			4		4			K .		K .	rmT		rmT		rmT	.000	rmT	2000
JFET			4		4			K		K	rmT		rmT		rmT		rmT	
/dd			3	3 .5	3	3	3	3 .5		3 .5	-1		3	} .5	-1.			3 .5
/ss /dd'			2.741	.0	2.752	.0	2.756	.0	2.713	.0	2.716	.0	2.727	.0	2.73	.0	2.679	.5
/ss'			-1.239		-1.25		-1.253		-1.211		-1.213		-1.224		-1.227		-1.177	
ld			0.98		0.9		0.9		1.0		1.0		1.00		1.02			114
ss SN			0.98	886 0	0.9		0.93	346 7	1.0	3	1.07		1.0		1.0		1.2	101 3
714											Ĩ							
Channel #				DELTA		DELTA		DELTA		DELTA		DELTA		DELTA		DELTA		DELTA
1	a		0.924	0.007	0.684	0.001	1.059	0.007	0.483	0.002	1.183	0.006	0.957	0.001	1.318	0.007	0.772	0.005
	b a		0.931		0.685		1.066 0.721		0.485		1.189 1.123		0.956		1.325 0.994		0.777	
2	a b		0.862	0.001	0.645	0.003	0.721	0.003	0.581	0.001	1.123	0.001	0.915	0	0.997	0.003	0.005	0.001
3	а		0.755	0.003	0.762	0	0.716	0.001	0.392	0.004	1.019	0.004	1.028	0	0.991	0	0.682	0.008
-	b		0.758		0.762	-	0.717		0.396		1.023 1.116		1.028		0.991	-	0.688	
4	a b		0.655	0.002	0.870	0.008	0.956	0.012	0.497	0.002	1.116	0	1.125	0.008	1.220	0.009	0.788	0.001
5	а		0.796	0.002	0.725	0.004	0.584	0.021	0.553	0.004	1.061	0.001	0.993	0.002	0.861	0.022	0.839	0.008
-	b		0.798	0.002	0.721	0.004	0.563	0.021	0.557	0.004	1.062	0.001	0.991	0.002	0.839	0.022	0.845	0.000
6	a b		0.923	0.003	0.764	0.011	0.923	0.005	0.544	0.001	1.182 1.184	0.002	1.035	0.009	1.192	0.005	0.833	0
7	a		0.860	0	0.699	0.004	0.614	0.023	0.731	0.001	1.123	0.001	0.971	0.004	0.892	0.024	1.015	0.001
'	b		0.860		0.703	0.004	0.591	0.023	0.732	0.001	1.124	0.001	0.975	0.004	0.868	0.024	1.014	0.00
8	a b		0.780	0.007	0.686	0	0.684	0	0.471	0.007	1.049 1.053	0.004	0.957	0.001	0.967	0	0.765	0.008
9	a		0.787	0.004	1.324	0.040	1.039	0.04	0.470	0.004	1.055	0.004	1.568	0.040	1.311	0.000	0.776	0.00/
9	b		0.786	0.001	1.311	0.013	1.049	0.01	0.463	0.001	1.056	0.001	1.555	0.013	1.319	0.008	0.775	0.00
10	a		0.781	0.005	0.778	0.002	0.685	0.001	0.692	0.005	1.057 1.054	0.003	1.047	0	0.970	0.001	0.993	0.003
	b		0.776		0.760		0.686		0.667		0.941		1.047		1.044		0.990	
11	b		0.670	0.01	0.769	0.007	0.754	0.003	0.696	0.002	0.950	0.009	1.042	0.014	1.047	0.003	0.989	0.002
12	а		0.867	0.001	0.697	0.001	0.785	0.004	0.563	0.009	1.135	0.001	0.974	0.001	1.075	0.005	0.863	0.008
	b		0.868		0.696 0.676		0.789		0.572		1.134 1.097		0.973		1.080 1.064		0.871	
13	b		0.818	0.006	0.677	0.001	0.785	0.002	0.486	0.004	1.093	0.004	0.961	0.001	1.065	0.001	0.783	0.008
14	а		0.832	0.001	0.675	0.003	0.780	0.001	0.565	0.005	1.104	0	0.956	0.004	1.062	0.002	0.862	0.004
	b		0.831 0.867		0.678		0.779		0.570		1.104 1.132	-	0.960		1.060 1.199		0.866	
15	a b		0.858	0.009	0.946	0.01	0.932	0.005	0.437	0.001	1.132	0.006	1.213	0.008	1.133	0.003	0.743	0.002
16	а		1.498	0.007	0.679	0.003	0.771	0.001	0.593	0.001	1.737	0.006	0.966	0.002	1.060	0	0.880	0.002
	b		1.505	0.001	0.676	0.000	0.772	0.001	0.592	0.001	<u>1.743</u> 1.741	0.000	0.964	0.002	1.060		0.878	0.002
17	a b		1.503	0.012	1.057	0.006	0.767	0.002	0.530	0.006	1.741	0.012	1.315	0.006	1.043	0.001	0.820	0.005
18	а		1.383	0.012	0.691	0.001	0.857	0.016	0.458	0.004	1.624	0.01	0.964	0.001	1.129	0.016	0.746	0.004
10	b		1.395	0.012	0.692	0.001	0.841	0.010	0.454	0.004	1.634	0.01	0.965	0.001	1.113	0.010	0.742	0.004
19	a b		0.735	0.003	1.035 1.037	0.002	0.483	0.013	0.517	0.002	1.019	0.003	1.289	0.004	0.780	0.016	0.803	0.002
20	a		1.132	0.000	1.007	0.04	0.430	0.004	0.515	0.004	1.399	0.000	1.349	0.01	0.952	0.004	0.872	0.00
20	b		1.124	0.008	1.085	0.01	0.674	0.001	0.583	0.004	1.391	0.008	1.339	0.01	0.953	0.001	0.868	0.00
21	a b		0.799	0.005	1.323 1.315	0.008	0.808	0.001	0.462	0.005	1.063 1.058	0.005	1.566 1.558	0.008	1.077	0.002	0.750	0.005
	a		0.794	0.010	1.000	0.000	1.171	0.010	0.457	0.007	1.058	0.010	1.556	0.005	1.426	0.011	0.745	0.000
22	b		0.841	0.013	0.994	0.006	1.159	0.012	0.219	0.007	1.100	0.012	1.249	0.005	1.415	0.011	0.514	0.008
23	a		0.720	0.006	0.822	0.003	0.776	0.007	0.405	0.001	0.991	0.002	1.085	0.002	1.048	0.006	0.694	0.002
	b		0.726		0.819		0.783		0.406		0.993		1.083 1.248		1.054 1.183		0.696	
24	b		0.905	0.002	0.987	0.008	0.920	0.001	0.965	0.006	1.162	0.001	1.240	0.006	1.184	0.001	1.223	0.005

	Pwr1	Pwr2	Pwr4	Pwr9	Pwr5	Pwr3	Pwr5b	Pwr7	Pwr8	Pwr10
/dd (\/)	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2
/ss (V)	1.7	1.5	1.45	1.44	1.43	1.4	1.35	1.3	1.25	
/dd'(\)	2.507	2.53	2.535	2.534	2.538	2.541	2.547	2.553	2.559	2.5
/ss'(/)	-1.417	-1.239	-1.195	-1.186	-1.177	-1.151	-1.106	-1.062	-1.017	-0.9
dd (mA)	1.116	1.0303	1.0089	1.0044	1.0002	0.9877	0.9655	0.944	0.9224	0.90
ss (mA)	1.072	0.9865	0.9652	0.9608	0.9566	0.944	0.922	0.9006	0.8791	0.85
(mA)	1.094	1.0084	0.98705	0.9826	0.9784	0.96585	0.94375	0.9223	0.90075	0.87
P (mW)	4.292856	3.8006596	3.6816965	3.655272	3.634756	3.5659182	3.44751875	3.3341145	3.221082	3,11008
(1114)	4.202000	5.0000000	3.0010000	0.000212	0.004100	0.0000102	0.44101010	0.0041140	0.221002	3.11000
	-16	-16	-16	-16	-16	-16	-16	-16	-16	
	-10	-10	-10	-10	-10	-10	-10	-10	-10	
Channel Num		N N	/n @150 Hz 🔤	√n @150 Hz \	√n @150 Hz	√n @150 Hz	∨n @150 Hz	Vn @150 Hz	∨n @150 Hz	Vn @150 Hz
Channel: 1	7.05	6,19	6.62	7.34	8.38	6.71	5.26	6.66	6.90	7.6
Channel: 2	7.65	7.12	7.86	8.28	7.03	6.60	8.26	6.75	6.47	7.0
Channel: 3	6.48	5.59	5.86	5.61	6.59	7.50	5.31	6.44	6.23	6.3
Channel: 4	7.78	9.42	10.07	9.30	10.36	10.96	13.51	18.83	19.84	22.4
Channel: 5	6.79	7.25	5.84	6.50	7.88	6.21	6.27	6.07	6.26	5.6
Channel: 6	7.99	8.22	7.47	7.94	7.82	7.99	8.58	11.18	13.84	15.1
Channel: 7	7.19	8.01	7.09	7.26	7.72	7.36	8.11	8.08	8.04	9.6
Channel: 8	8.57	10.82	14.61	11.22	13.45	16.70	26.19	26.27	34.76	38.7
Channel: 9	7.30	8,16	9.82	8.55	9.33	9.48	10.87	12.29	18.21	19.8
Channel: 10	6.77	6.84	6.83	6.44	5.89	7.82	6.69	8.48	7.33	8.3
Channel: 11	7.32	6.24	6.19	6.98	5.77	6.58	6.76	6.25	7.92	9.3
Channel: 12	6.45	6.05	7.32	6.49	6.93	7.01	8.03	8.58	7.52	9.1
Channel: 13	8.36	7.21	9.58	9,49	10.08	11.08	13.40	15.53	19.10	20.6
Channel: 14	8.29	10.99	14.67	16.28	15.29	18.97	25.50	33.35	39.01	51.9
Channel: 15	8,64	8.57	7.20	6.18	8.84	7.42	7.93	8.35	8.68	9.0
Channel: 16	6.49	8.62	8.07	8.89	9.37	9.59	10.60	14.92	19.21	29.1
Channel: 17	7.29	6.26	6.56	6.60	6.51	6.97	5.84	8.09	5.02	7.2
Channel: 18	6.86	8.28	10.22	9.37	9.45	8.14	10.48	10.23	6.87	8.0
Channel: 19	13.13	13.09	13.01	9.82	13.32	11.47	8.48	8.96	9.44	10.2
Channel: 20	6.48	11.78	14.99	15.31	16.65	21.77	22.45	37.34	37.93	42.0
Channel: 21	7.94	7.10	9.36	8.03	8.64	8.23	8.89	10.73	13.20	16.1
Channel: 22	9.68	11.03	8.99	8.17	9.85	9.63	7.73	7.21	9.17	9.(
Channel: 23	7.57	7.37	6.24	6.77	6.08	6.95	6.64	8.25	5.84	7.8
Channel: 24	9.50	13.79	17.27	19.19	18.24	20.14	25.92	38.04	53.44	78.4
Median	7.44	8.08	7.97	8.10	8.74	8.07	8.37	8.77	8.93	9.4
Overall Mean	7.82	8.50	9.24	9.00	9.56	10.05	11.15	13.62	15.43	18.3
Good Mean	7.82	8.50	8.89	7.87	8.54	8.19	8.38	8.75	8.05	8.1
VIP Reqd					15	2.10	5.00			
Yield	1.00	1.00	0.96	0.88	0.88	0.83	0.83	0.75	0.67	0.5
# Good Ch.	24	24	23	21	21	20	20	18	16	
#Bad Ch.	0	0	1	3	3	4	4		8	

Attachment of HRCR Item # 8: Noise Test Data

Attachment of HRCR Item # 8: Test Data - Source Voltage & Noise

JFET S/N5	1 NOISE N	VIEASU	REMEN	IAI4K					
	Pwr3	Pwr2	Pwr1	Pwr4	Pwr5b	Pwr5	Pwr9	Pwr8	Pwr7
/dd (V)	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2
/ss (V)	1.6	1.4	1.3	1.1	1.08	1.05	1.04	1.03	
/dd' (V)	2.532	2.549	2.565	2.587	2.59	2.593	2.594	2.594	2.5
/ss' (V)	-1.34	-1.162	-1.073	-0.895	-0.877	-0.85	-0.842	-0.833	-0.8
dd (mA)	1.0279	0.9423	0.8993	0.8131	0.8042	0.7911	0.7867	0.7825	0.76
ss (mA)	0.987	0.9017	0.8589	0.7731	0.7643	0.7513	0.7469	0.7427	0.72
(mA)	1.00745	0.922	0.8791	0.7931	0.78425	0.7712	0.7668	0.7626	0.749
⊃ (mW)	3.9008464	3.421542	3.1981658	2.7615742	2.71899475	2.6552416	2.6347248	2.6134302	2.5522177
	-16	-16	-16	-16	-6	-16	-6	-6	
	-10	-10	-10	-10		-10			
Channel Num	∨n @150 Hz				∨n @150 Hz	∨n @150 Hz	∨n @150 Hz	∨n @150 Hz	Vn @150 H
Channel: 1	7.13	7.52	6.35	5.85	7.42	6.89	7.95	6.66	6.5
Channel: 2	7.92	5.77	5.95	8.30	8.88	8.07	8.52	8.97	9.8
Channel: 3	6.38	6.84	6.08	10.97	12.43	14.34	15.40	17.07	18.4
Channel: 4	6.36	5.63	5.17	6.82	6.49	8.01	8.48	8.01	8.1
Channel: 5	8.87	10.52	11.60	13.02	10.08	14.72	11.95	12.50	14.2
Channel: 6	8.02	8.71	8.19	8.25	10.25	8.71	7.94	8.68	10.8
Channel: 7	6.19	5.97	6.55	6.49	7.32	6.34	6.22	8.08	7.2
Channel: 8	6.14	6.01	7.15	9.31	10.52	10.51	10.19	9.60	10.1
Channel: 9	5.66	5.29	6.38	7.19	5.76	7.21	6.41	7.77	7.4
Channel: 10	6.73	6.40	5.68	8.52	9.63	10.81	10.88	11.89	12.7
Channel: 11	6.61	6.78	7.50	9.47	10.18	11.02	13.10	12.94	16.6
Channel: 12	7.26	5.59	6.59	8.87	11.23	11.53	12.83	13.22	13.8
Channel: 13	6.24	6.46	6.10	8.93	8.36	8.40	9.15	10.04	11.4
Channel: 14	6.44	7.15	6.75	9.83	10.64	11.89	11.79	12.42	15.7
Channel: 15	6.43	8.66	10.41	11.93	13.67	12.51	12.09	11.34	11.(
Channel: 16	7.60	7.05	7.28	11.30	15.36	15.28	19.64	15.17	25.7
Channel: 17	5.85	7.46	6.06	9.34	8.96	10.48	11.30	11.04	13.1
Channel: 18	6.16	7.11	6.65	10.24	10.27	8.79	11.05	10.55	9.6
Channel: 19	7.44	7.51	7.33	8.88	10.09	12.75	10.89	10.17	8.9
Channel: 20	7.57	6.52	6.80	10.54	13.85	16.83	18.11	22.33	28.2
Channel: 21	7.29	5.50	7.54	8.60	11.68	12.48	12.65	12.29	16.1
Channel: 22	7.01	6.99	7.26	9.84	10.72	11.24	13.91	13.49	17.1
Channel: 23	6.56	7.22	5.91	11.29	12.95	14.28	18.94	20.74	24.2
Channel: 24	7.05	6.72	8.62		18.61	17.99	18.44	18.07	17.1
Median	6.67	6.81	6.70	9.33	10.26	11.13	11.54	11.62	12.9
Overall Mean	6.87	6.89	7.08	9.67	10.64	11.30	11.99	12.21	13.9
Good Mean	6.87	6.89	7.08	9.29	10.06	10.52	10.38	10.51	10.3
VIP Reqd	15	15	15		15	15	15		
Yield	1.00	1.00	1.00		0.92	0.88	0.79		0.6
# Good Ch.	24	24	24	23	22	21	19		
# Bad Ch.	0	0	0	1	2	3	5	5	
IFET Mod20 bro	 151 Noise perf	EIDP.xls							


Attachment of HRCR Item # 9: SPIRE MIUL Cover Page

MIUL = Material Identification & Utilization List Declared Materials List's and Processes List are not included in this HRCR

Materials and Processes List SPIRE JPL D-25725 **REV B** 1/05/04 This technical data is export controlled under U.S. law and is being transferred by JPL to ESA for use exclusively on the Herschel/Planck projects. The information may not be used for any other purposes, and shall not be re-transferred or disclosed to any other party without the prior written approval of NASA. Reviewed by: M. Knopp M&P Engineer

Attachment of HRCR Item # 11:

See End of This HRCR Package for "JFET Module Handling Document"



Attachment of HRCR Item # 14: JFET Module Top Assembly Drawing 10209750-1

Attachment of HRCR Item # 23: Qualification Compliance Test

Qualification Model JFET Module

		EID	P Coverpage	FOF JEET TO	sung		
Unit Identfication							
Name	:	JFET Q	M Module				
Part #	:	1020	9750-1				
S/N	:		001				
Environmemtal Testing	_						
		Axes		Duration/# of			
		Tested	Temperature	Cycle	Requirement	Source	Waiver
						SSSD,	
Random Vibration Test	⊢	X, Y. Z	100 K	2 min/axis	X, Y, Z	JFET-DES-07	
						SSSD,	HR-SP-JPL-
High Level Sine Vibe Test	\vdash	None	NA		X, Y, Z	JFET-DES-07	RFW_005
Bakeout		NA	80 C	72 Hours	50C, 72 Hrs	D-20549	
Thermal Cycles		NA	RmT to 90 K	27	Minimum 15	D-20549	
Performance Characteristics							
			Enacif	ication		ource	Waiver
	\vdash		I				
Power needed for <11 bad				or CQM,		SSD.	RFW in
channels (Min Perf.)		9.1 mW		PFM/FS		5, JFET-PER-02	process
Power needed for <4 bad				or CQM,	_	SSD.	
channels (Design Value)		10.8 mW	7 mW for	PFM/FS	JFET-TEC-0	5, JFET-PER-02	
Power needed for 100 %							
Yield per unit	\vdash	13.5 mW	N	A		NA	
Median Noise at < 11 bad chs.	\vdash	7.13 nV/rtHz	10114.1612		SSSD, JFET-PER-01		
Median Noise at < 4 bad chs.		8.1 nV/rtHz	Min	<7 nV/rtHz		FET-PER-01	
Median Noise at 100 % Yield.		6.97 nV/rtHz		Design Value	SSSD, J	FET-PER-01	
# of Channels over the			< 15 mV for CC			SSSD.	
max. offset voltage		0	< 15 mV for PF	M/FS		BDA-DRCJ-27	
						SSSD.	
Common Mode Rejection Ratio		< -60 dB by d	esign, as meas	ured in EM4 un	it	BDA-DRCJ-11	
Board Level Detail	_						
		Board	I SN 001			Source	
# Channels Tested	:	24					
						SSSD,	
Median Noise at 3.5 mW	:	18 n	V/rtHz			JFET-PER-01	
# of good channels						SSSD,	
at 3.5 mW	:	7	29% Yield			JFET-PER-02	
Power Needed for						SSSD,	
100 % Yield	:	6.75 mW				JFET-PER-02	
Median Noise at High Power (w/						SSSD,	
100 % Yield)		6.97	nV/rtHz			JFET-PER-01	
Median Gain at High Power		0	.98			NA	
Definitions							
Good Channels	:	No se less than	a min. performar	ice value of 15 nV	//rtHz		
Yield	:	≖ of Good Chai					
Filenames							
Noise Measurements	:	GualJFETPost	/ibeNoise_Summ	ary.pdf			
	Ļ.			2 T			1
Notes							1
1) The Base temperature for a performa		e characterization	n was 4K				+
2) All Noise Measurements were made v							+
2) par Nuise measurements were Made v		me inputs shore	sa ta gradna				

EIDP Coverpage For JFET Testing

Attachment of HRCR Item # 24 & #25: Mate/Demate & Operation Logs

ardware ID	JFET S/N	120, 21					
Date	Time	AIDS	Power	Mate	Demate	Transport	Notes
9-May	8:00 AM	245460				Х	103 -> 183
9-May	8:00 AM	245460		Х			Mate All Connectors
9-May	8:00 AM	245460					Measure all resistances
9-May	8:00 AM	245460	Х				30 min each board, warm S.V. test (green dewar)
9-May	8:00 AM	245460					Assemble into CSF
9-May	8:00 AM	245460			X		Remove all shorting connectors, close out CSF
10-May	8:00 AM	245460				Х	183->144
10-May	8:00 AM	245460					Pump out
10-May	8:00 AM	245460					Run 3-axis warm shake
10-May	8:00 AM	245460				Х	144->183
10-May	8:00 AM	245460		Х			Install shorting connectors
10-May	8:00 AM	245460				Х	Remove JFETs from CSF
18-May	8:00 AM	245460		Х			Install into blue dewar
18-May	8:00 AM	245460	Х				Take source voltage measurements
18-May	8:00 AM	245460			X		Remove from blue dewar, store in flight cabinet
13-Jun	8:00 AM	245595		Х			Install into green dewar
13-Jun	8:00 AM	245595					Pump out
13-Jun	8:00 AM	245595	х				30 min each board, warm S.V. test (green dewar)
14-Jun	8:00 AM	245595					Transfer LN2
14-Jun	8:00 AM	245595					Transfer Helium
15-Jun	8:00 AM	245595	х				30 min each board, cold S.V. test (green dewar)
16-Jun	8:00 AM	245595	х				6 hours, board 50 noise
17-Jun	8:00 AM	245595	х				5 hours, board 51 noise
17-May	8:00 AM	245595	х				6 hours, board 47 noise
21-Jun	8:00 AM	245595	X				6 hours, board 53 noise
24-Jun	8:00 AM	245595					warm dewar
27-Jun	8:00 AM	245595					pump out
27-Jun	9:00 AM	245595	х				30 min each board, warm S.V. test (green dewar)
28-Jun	1:00 PM	245595					cool dewar
29-Jun	8:00 AM	245595	х				30 min each board, cold S.V. test (green dewar)
30-Jun	8:00 AM	245595	х				2 hours, board 50, gain and CMRR
30-Jun	10:00 AM	245595	х				2 hours, baord 51, gain and CMRR
30-Jun	12:00 AM	245595	х				2 hours, board 47, gain and CMRR
30-Jun	2:00 PM	245595	х				2 hours, board 53, gain and CMRR
30-Jun	6:00 PM	245595					warm dewar
5-Jul	8:00 AM	245595	X				30 min each board, warm S.V. test (green dewar)
6-Jul	8:00 AM	245595			X	Х	Demate, Transport 183->103
0-041							

Q

Attachment of HRCR Item # 24 & #25: Mate/Demate & Operation Logs (continued)

DATE	TIME	TECH	PWR			MA	TE	1.1.1.1		DEM	IATE			
2-8-05	0.00	La constant	ON	OFF	JAA	JBB	JCC	JDD	JAA	JBB	JCC	JDD	TRANSFORT	NOTE
2-23:05	2'00	NAN		-	V	r	V	V	-	-	-			GNDS CHASENS - SAVER O
2/9/05	10:00	NON		-	-	-	-	-	-	-	-	-		GND CHAESIS "
3/9/05	10:00	NN			-	-	-	-	-	-	1	-		GNP OUPSOS "
10.22/05	10100	NW		V	-	-	-	-	-	-	-	-		SOURCE
122/05		NW	V	V	-	-	-	-	-	-	-	-	12 2 4	GND CHARSY
12/05		BOB/NOUS	-			-	-	-	-	-	-	-		SOURCE
12/05	14	NAN			V	V	V	V	V	~	V	K		ROMOVE SAVERS
12/05		NAN			-	V	V	V	V	1	V	V		GND CHASSIS
15/05		NAN			V	V	V	V	V	V		- /		SOURCE TEST
15/05		NAN	V	V			V	V	V	V	V	1		GND CHASSY
1		1	22					-	V	-		-		SOURCE TEST
-					1.54	14	-							
							-			-				
-										-				
-										-	-			
							1							
				- 14 A							-			
							1					-		
					-									
		and the second			-							-		
	-		-						See.					
						1		1.1			1.4			and the second
		-		1.541										
					1.4									
				1		_								
				-	-									
						~								

OPERATION LOG SHEET -- SPIRE JFET BOARDS MODULE

Attachment of HRCR Items # 24 & # 25: Mate/Demate & Operation Logs


OPERATION LOG SHEET -- SPIRE JFET BOARDS MODULE

DATE	TIME	TECH	PWR				TE			DEN	IATE			
			ON	OFF	JAA		JCC	JDD	JAA		JCC	JDD	TRANSFORT	NOTE
-24-05	_	103199			r	V	V	V	-	-	-)		GND & CHASSIS - SAVER ON
-28-05		NOW	N 1		6	4	V	V	-	-	-	-		GNDOCUASSIS - SAVE
-7-05		NW	14		-	-		-	-	-	-	-		GNDE CHASSIS - "
29/25	A.	NOW			-	1		-	-	-	-	-		GNPI CHASSY
29/05		Ntw	V	V	-	-	-	-	-	-	-	-	1	SOURCE FEST
192605		BOB/NOLY NH							V	V	V	V		REMOVE SAVERS
12/05		NHU			V	V	V	V			V	V	1	GND & CHASSY TEST
12/05		MA	V	V			V	V	V	V	-			SULPCE TEST
5/05		NHAN			V	V	V	V		-	V	V		GND & CHASSY
5/05		NON	V	V			V	V	V	V		V		SOURCE TEST
							~		-	1.1				Source Tes!
												-		
								-						
										S				
-			1											
								-						
1						1.		-		-				

USE THE "NOTE" COLUMN TO DESCRIBE ACTIONS

NOTE: CONNECTOR ARE REUSED, FROM DEVICE S/N: 007R, BRD S/N: 007

Attachment of HRCR Item # 26: MICD - JFET Interface Drawing 10209722 (p 1 of 2)



Attachment of HRCR Item # 26: MICD - JFET Interface Drawing 10209722 (p 2 of 2)

12	11	10	9	8		7 🕇	6		5	4		3	2	1
	JAA JEET DUTPUT 10		JAA' JEET DUTPUT 2A			JCC JFET INPUT 1	٦		JOD JFET SERVICE 1	٦		JCC' JFET INPUT 2		
PIN #	PIN PURPOSE	PIN	# PIN PURPLISE		PIN \$	PIN PURPOSE		PIN #	PIN PURPOSE	1	PIN	# PDN PURPO	Œ	
	GNAL M+	1	SIGNAL H+'	- +		45 V+	1	1		1				
2 \$10			SIGNAL N+'	I - I-		45 V-	-	2		-	2			
		2					-			4				
	GNAL P+					SNAL Y+	-		H+	4	3			
	GNAL R+					SNAL W-			V-	4	4			
5 SIG	GNAL S+	5		L	5 51	SNAL V+		5	v -		5	SIGNAL V+'		
6 SIG	GNAL T+	6	SIGNAL T+'		6 SI	SNAL T+		6	H+	1	6	SIGNAL T+'		
7 SIG	GNAL U-	7	SIGNAL U-		7 SI	SNAL S-	1	7	V+	1	7	SIGNAL S-		
e sig	GNAL V-	6	SIGNAL V-	-1 F	1Z 8	SNAL P+	-	8	Vss	1	8	SIGNAL P+'		
	GNAL V-	5	SIGNAL W-	- +		SNAL N-	-		BIAS GND	-	9			
	GNAL X-	10		-1 F		SNAL L-	-			-	10			
							-		Vabi	4				
	GNAL Y-	11				GNAL K+	-		н–	4	11			
12 SIG	GNAL Z-	12		_	12 SI	JNAL I-		12	CHASSIS GND		12	SIGNAL I-		
13 FPU	U GND	13	FPU GND		13 51	SNAL H+		13	н-	1	13	SIGNAL H+		
14 SIG	GNAL M-	14	SIGNAL H-		14 SI	SNAL F+	1	14	Vokal	1	14	SIGNAL F+		
13 816		15	SIGNAL N-'	-1 F		INAL E-	1		BIAS GND	1	15	-		
	GNAL P-		SIGNAL P-'	-1 F		SNAL C+	1	<u> </u>		1	16			
			SIGNAL R-'	-			-	1	JUD' JEET SERVICE 2		17			
	GNAL R-					SNAL 19-	-	PIN #	PIN PURPOSE	-				
	GNAL 5-	16				SNAL A-	_			-	18			
19 SIG	GNAL T-	19			19 BI	AS GND			Vss'	4	19	BIAS GND'		
20 SIG	GNAL U+	5	SIGNAL U+'		20 SI	SNAL Z+			V+ ²	-	50	SIGNAL Z+'		
21 SIG	GNAL V+	2	SIGNAL V+		21 SI	SNAL X-	1	3	H+'		21	SIGNAL X-4		
	GNAL W+	21	SIGNAL V+	-1 1		SNAL W+	1	4	V-'	1	22			
	GNAL X+		I SIGNAL X+'	I F		SNAL U-	-	5	V-/	1	23			
							-		H+'	1				
	GNAL Y+		SIGNAL Y+'			SNAL T-	_		V+/	-		SIGNAL T-4		
25 SIG	GNAL Z+	2	i signal Z+'			SNAL R+		\vdash		-	25			
					26 SI	SNAL P-			Vss'	4	26	SIGNAL P-4		
	JEE JFET DUTPUT 1A		J36" JFET DUTPUT 20	— Г	27 SI	SNAL M+			BIAS GND	-	27	SIGNAL M+'		
PIN ‡	PIN PURPOSE	PIN			28 SI	SNAL L+			Valai'	1	28	SIGNAL L+'		
1 SIG	GNAL A+	1	SIGNAL A+'			SNAL J-	-	11	н-'		29			
2 SIG	GNAL B+	2	SIGNAL 8+'	— F		SNAL I+	-	12	CHASSIS GND'	1	30			
3 SIG	GNAL C+	3	SIGNAL C+'	-1 F		SNAL G-	-	13	H-'	1	30			
4 SIG	GNAL D+	4	SIGNAL 1+'	- +			-	\vdash	Yoki'	-				
	GNAL E+			- L		SNAL F-			HAS GND		32			
				- 1	33 21	SNAL D+		15			33	SIGNAL D+/		
	GNAL F+	6		— Г	34 SI	SNAL C-					34	SIGNAL C-/		
7 SIG	GNAL G-	7		_	36 SI	SNAL A+	1				35	SIGNAL A+		
6 SIG	GNAL H-	5	SIGNAL H-'	F		SNAL Z-					36			
9 SIG	GNAL I-	5	SIGNAL 1-1			SNAL Y-	-				37			
10 SIG	GNAL J-	10	SIGNAL J-'	-1 F			-							
	GNAL K-	11		-1 F		SNAL X+	4				38			
	GNALL-	12		- L		SNAL V-	4				39			
				-	40 SI	SNAL U+					40			
			FPU GND								41	SIGNAL S+'		
JJ FPL	"U GND	12		_ ľ	41 SI	SNAL S+					<u> </u>			
13 FPL 14 SIG	'U GNDO GINAL A-	14	SIGNAL A-'	_ F		JNAL S+ JNAL R-	-				42	SJUNAL K-		
13 FPL 14 SIG	"U GND		SIGNAL A-'		42 51	SNAL R-								
13 FPL 14 SIG	'U GND GNAL A- GNAL B-	14	SIGNAL A-'		42 51 43 51	3NAL R- 3NAL N+					43	SIGNAL N+		
13 FPL 14 SIG 15 SIG 16 SIG	'U GND GNAL A- GNAL B- GNAL C-	14 15 16	SIGNAL A-' SIGNAL B-' SIGNAL C-'		42 51 43 51 44 51	3NAL R- SNAL N+ SNAL M-					43 44	SIGNAL N+' SIGNAL M-'		
13 FPU 14 SIG 15 SIG 16 SIG 17 SIG	U GND GNAL A- GNAL B- GNAL C- GNAL C-	14 15 16	SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL D-'		42 51 43 51 44 51 45 51	SNAL R- SNAL N+ SNAL M- SNAL K-					43 44 45	SIGNAL N+' SIGNAL M-' SIGNAL K-'		
13 FPU 14 SIG 15 SIG 16 SIG 17 SIG 18 SIG	"U GND GNAL A- GNAL B- GNAL C- GNAL D- GNAL E-	14 15 16 17	SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL I-' SIGNAL E-'		42 51 43 51 44 51 45 51 45 51	SNAL R- SNAL N+ SNAL M- SNAL K- SNAL J+					43 44 45 46	SIGNAL N+' SIGNAL M-' SIGNAL K-' SIGNAL J+'		
13 FPL 14 SIG 15 SIG 16 SIG 17 SIG 18 SIG 19 SIG	11 GND GNAL A- GNAL B- GNAL C- GNAL C- GNAL E- GNAL F- GNAL F-	14 15 16 17 16	SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL I-' SIGNAL E-' SIGNAL F-'		42 51 43 51 44 51 45 51 45 51	SNAL R- SNAL N+ SNAL M- SNAL K-					43 44 45	SIGNAL N+' SIGNAL M-' SIGNAL K-' SIGNAL J+'		
13 FPU 14 SIG 15 SIG 16 SIG 17 SIG 19 SIG 20 SIG	"U GND GNAL A- GNAL B- GNAL C- GNAL D- GNAL E- GNAL F- GNAL G+	14 15 16 17 16 19	SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL I-' SIGNAL E-' SIGNAL F-' SIGNAL 6+'		42 51 43 51 44 51 45 51 46 51 47 51	SNAL R- SNAL N+ SNAL M- SNAL K- SNAL J+					43 44 45 46	SIGNAL N+' SIGNAL M-' SIGNAL K-' SIGNAL J+' SIGNAL H-'		
13 FPL 14 SIG 15 SIG 16 SIG 17 SIG 18 SIG 19 SIG 20 SIG 21 SIG	"U GND GNAL A- GNAL B- GNAL C- GNAL D- GNAL E- GNAL F- GNAL F- GNAL G+ GNAL H+	14 15 16 17 16 19	SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL I-' SIGNAL I-' SIGNAL F-' SIGNAL 5+' SIGNAL H+'		42 51 43 51 44 51 45 51 45 51 45 51 45 51 45 51	5NAL R- SNAL N+ SNAL M- SNAL K- SNAL J+ SNAL H- SNAL G+					43 44 45 46 47 48	SIGNAL N+' SIGNAL M-' SIGNAL K-' SIGNAL J+' SIGNAL H-' SIGNAL G+'		
13 FPL 14 SIG 15 SIG 16 SIG 17 SIG 19 SIG 20 SIG	"U GND GNAL A- GNAL B- GNAL C- GNAL D- GNAL E- GNAL F- GNAL F- GNAL G+ GNAL H+	14 15 16 17 16 19	SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL I-' SIGNAL E-' SIGNAL F-' SIGNAL 5+' SIGNAL H+'		42 SI 43 SI 44 SI 45 SI 46 SI 47 SI 48 SI 49 SI	SNAL R- SNAL N+ SNAL M- SNAL J+ SNAL J+ SNAL H- SNAL G+ SNAL E+					43 44 45 46 47 48 49	SIGNAL N+' SIGNAL N-' SIGNAL K-' SIGNAL J+' SIGNAL H-' SIGNAL G+' SIGNAL E+'		
13 FPL 14 SIG 15 SIG 16 SIG 17 SIG 18 SIG 19 SIG 20 SIG 21 SIG 22 SIG	"U GND GNAL A- GNAL B- GNAL C- GNAL D- GNAL E- GNAL F- GNAL F- GNAL G+ GNAL H+	14 15 16 17 16 19 20 20	SIGNAL A' SIGNAL B' SIGNAL C-' SIGNAL I' SIGNAL E' SIGNAL F' SIGNAL 6+' SIGNAL H+' ! SIGNAL 1+'		42 SI 43 SI 44 SI 45 SI 46 SI 47 SI 48 SI 49 SI 50 SI	SNAL R- SNAL N+ SNAL M- SNAL J+ SNAL J+ SNAL G+ SNAL G+ SNAL D-					43 44 45 46 47 48 49 50	SIGNAL N+' SIGNAL M-' SIGNAL J+' SIGNAL J+' SIGNAL G+' SIGNAL E+' SIGNAL D-'		
13 FPL 14 SIG 15 SIG 16 SIG 17 SIG 19 SIG 20 SIG 21 SIG 22 SIG 23 SIG	U GND GNAL A- GNAL B- GNAL C- GNAL D- GNAL E- GNAL F- GNAL G+ GNAL H+ GNAL I+ GNAL J+	14 15 16 17 16 17 16 19 20 20 21 21 21 21	SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL C-' SIGNAL E-' SIGNAL E-' SIGNAL F-' SIGNAL F-' SIGNAL I+' SIGNAL I+' SIGNAL J+'		42 SI 43 SI 44 SI 45 SI 46 SI 47 SI 48 SI 49 SI 50 SI	SNAL R- SNAL N+ SNAL M- SNAL J+ SNAL J+ SNAL H- SNAL G+ SNAL E+					43 44 45 46 47 48 49 50	SIGNAL N+' SIGNAL N-' SIGNAL K-' SIGNAL J+' SIGNAL H-' SIGNAL G+' SIGNAL E+'		
13 FPL 14 SIG 15 SIG 16 SIG 17 SIG 19 SIG 20 SIG 21 SIG 22 SIG 23 SIG 24 SIG	"U GND GNAL A- GNAL B- GNAL C- GNAL C- GNAL D- GNAL F- GNAL F- GNAL F+ GNAL I+ GNAL J+ GNAL J+	14 15 16 17 16 17 16 19 20 20 20 20 20 20 20 20 20 20 20 20 20	SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL C-' SIGNAL E-' SIGNAL E-' SIGNAL F-' SIGNAL F-' SIGNAL H+' SIGNAL J+' SIGNAL J+' SIGNAL K+'		42 SI 43 SI 44 SI 45 SI 46 SI 47 SI 48 SI 49 SI 50 SI	SNAL R- SNAL N+ SNAL M- SNAL J+ SNAL J+ SNAL G+ SNAL G+ SNAL D-					43 44 45 46 47 48 49 50	SIGNAL N+' SIGNAL M-' SIGNAL K-' SIGNAL H-' SIGNAL H-' SIGNAL G+' SIGNAL E+' SIGNAL D-' SIGNAL D-'		ະ 10200722
13 FPL 14 SIG 15 SIG 16 SIG 17 SIG 18 SIG 20 SIG 21 SIG 22 SIG 23 SIG 24 SIG	U GND GNAL A- GNAL B- GNAL C- GNAL D- GNAL E- GNAL F- GNAL G+ GNAL H+ GNAL I+ GNAL J+	14 15 16 17 16 17 16 19 20 20 20 20 20 20 20 20 20 20 20 20 20	SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL C-' SIGNAL E-' SIGNAL E-' SIGNAL F-' SIGNAL F-' SIGNAL I+' SIGNAL I+' SIGNAL J+'		42 SI 43 SI 44 SI 45 SI 46 SI 47 SI 48 SI 49 SI 50 SI	SNAL R- SNAL N+ SNAL M- SNAL J+ SNAL J+ SNAL G+ SNAL G+ SNAL D-					43 44 45 46 47 48 49 50	SIGNAL N+' SIGNAL M-' SIGNAL K-' SIGNAL J+' SIGNAL J+' SIGNAL G+' SIGNAL C+' SIGNAL D-' SIGNAL D-' SIGNAL D-'	A1 238	35 10209722 UNCLASSIFIC Perfect #1

Attachment of HRCR Item # 11:

JFET Module Handling Document D-26790

Field Effect Transistor (JFET) Module 10209750-1

Prepared by: Kalyani Sukhatme 10 September, 2003

Revised by: Roger Welker & Steve Tseng 11 August, 2005

D-26790

1. Introduction

This document provides guidelines for electrical handling of bench top testing for the SPIRE JFET Module.

1.1 Hardware Description

Each JFET module has two sets of 24 JFET channels. The JFET channels are populated on 1.0 micron thick Silicon Nitride membranes which provides thermal isolation. The operating temperature for these JFETs is ~120 K. The process of powering up the JFETs dissipates heat into the membrane resulting in a temperature increase with respect to the base temperature (4K to 10 K). Higher the power dissipation, higher is the temperature of the JFETs.

Each JFET channel consists of a matched pair of FETs (Figure 1.1-1) with a requirement for the offset voltage of less than **15 mV** between the matched pair. [The characteristic offset voltage is the difference between the source voltages (V_{sa} and V_{sb} with respect to ground) of the two FETs.]




Figure 1.1-1

The Gates of the JFETs are the 'Inputs' of the circuit and the Sources (V_{sa} and V_{sb}) of the JFETs are the outputs, as marked in Figure 1.1-1. Vdd and Vss are the power lines for the circuit.

2. Handling

 The JFET Module is Contamination Sensitive: Open shipment suitcase in an ISO 14644 Class 7 (FED-STD-209 Class 10,000) or cleaner cleanroom. Handle hardware with approved¹ nitrile or polyurethane ESD safe cleanroom gloves.

¹ JPL approved ESD safe cleanroom gloves are: <u>Nitrile</u>: Ansell-Edmont Nitrilite <u>http://www.ansellpro.com/ce/products3.asp?pid=87</u> Ansell-Edmont Nitrilite Silky <u>http://www.ansellpro.com/ce/products3.asp?pid=149</u> Ansell-Edmont Silky Ultra-Clean <u>Safeskin Critical (white)</u> <u>http://www.ansellpro.com/ce/products3.asp?pid=150</u> <u>Polyurethane</u>: Wilshire Technology DuraCLEAN call in US, 323-259-6469 for ordering information

D-26790

2. The JFET Module is ESD Sensitive:

Please handle with appropriate ESD hardware handling procedures. Handle with grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.

ESD: Handle with approved² wrist straps, ESD-safe gloves and ESD smocks at an approved ESD protected workstation³. All personnel within 1 meter of unprotected ESD sensitive hardware shall be certified for ESD awareness⁴. Maintain shorting plugs on the unit at all times, except when the unit is installed in the final assembly of the SPIRE instrument. JFET modules are shipped with two shorting plugs for ESD protection. Refer to attached electrical handling document for other important safety precautions. Follow all instructions for the use of wrist straps, ESD smocks, static protected work areas, ionizers, packing/unpacking and cable handling per JPL standard D-1348, rev. F (This document is available through the public domain by the following URL: http://acquisition.jpl.nasa.gov/rfp/miri/dewar/DL-2671-584331/JPL_D-1348.pdf).

ESD - **Ionizer**: Prior to mate or demate of any connector, turn on an ionizer approved⁵ for ESD sensitive components in clean room environment at least 5 minutes in advance and place/hold both sides of the connections in front of the ionized air stream for a minimum of 10 seconds before mating/demating operation. Position the ionizer near the hardware within the required distance per manufacturer's manual. Different makes and models of ionizers have different positioning requirements. During the mating/demating operations, it is necessary to follow the requirements for handling ESD sensitive hardware.

ESD - Connection to GSE: It is essential to ensure that all signal and bias lines of the GSE are grounded prior to mating the JFET hardware to the GSE. A save-to-mate check must be performed prior to connecting the JFET to the GSE. No excessive voltages and currents on all signal and bias lines shall be observed while the hardware is connected.

QA Oversight: Quality Assurance personnel should witness all handling, electrical testing, operation and integration of JFET flight hardware. At a minimum, a "two person" rule should be invoked at all times, where oversight by an independent party is provided to ensure hardware safety during handling, test and integration operations.

Humidity Sensitive: Place hardware in a humidity controlled ISO 14644 Class 7 (FED-STD 209 Class 10,000) cleanroom. Maintain humidity level at 35%-50% RH typical, for ESD safety.

² JPL approved wrist straps are:

Speidel Twist-o-Flex TM brand metal expansion bracelet wrist straps 3M model 4600 adjustable molded thermoplastic wrist straps

 3 All work areas shall be certified and operated in compliance with the requirements of the following subsections sections of JPL-STD D-1348 rev. F section 2.3: subsections: 6, 8-11, 14-19, 21, 23 – 27, 29 – 36, 38 – 43 and 45.

⁴ All personnel shall be trained and certified to the requirements of section 2.3.3 of JPL STD_D-1348 rev. F.

⁵ The ionizer performance shall be verified to comply with the requirements of JPL-STD-D-1348 rev. F, Table 1 for devices with human body model ESD sensitivity less than 50 volts. The ionizer shall discharge from \pm 1000 volts to less than \pm 20 volts in less than 20 seconds and have a float potential of less than \pm 20 volts.

3. **The JFET Module is Fragile**: Please do not drop or otherwise shock the unit including the shipping suitcase and container. Do not remove the cover of the JFET Module.

D-26790

3. Power ON Procedure For Bench Top Testing Only

1. The JFET Module should be powered on **WITH the shorting plugs** (JPL Supplied Protection connectors) in place and with the **inputs shorted to ground.** Pins #9 and #15 on the 15-pin MDM connectors on the JFET Module are the bias grounds on the module. These pins should also be shorted to the power supply ground. Follow the approved RAL power-on procedure when connecting the inputs to the detector system.

Under no circumstances the unit should be powered up without the inputs shorted to ground either via the shorting plug (JPL Supplied) or via the detector system.

- 2. Do not exceed a voltage of +5 V for the Vdd line and -5 V for the Vss line of the JFET Module.
- 3. When removing the shorting plugs from the unit for installation into the instrument, please use standard ESD precautions including grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.

4. Electrical Check-out Test: Characteristic Offset Voltage Measurement <u>For Bench Top Testing Only</u>

- 1) Verify that the gates of the JFET channels (Inputs) are shorted together and grounded.
- 2) Apply the power supply ground to the bias ground pins on the unit (Pins 9 and 15 on the 15-pin MDM connectors)
- 3) Power on the JFET modules with Vdd = +3 V and Vss = -1.5 V
- 4) Verify that the handheld multimeter is in calibration.
- 5) Connect one side of the handheld multimeter to ground (Power supply ground).
- 6) And measure the voltage with respect to ground of each side (V_{sa} and V_{sb}) of each channel.
- 7) Calculate the characteristic offset voltage (V_{offset}) for each channel $(V_{offset} = V_{sa} V_{sb})$
- 8) Compare the values for each of the channels with the specific datasheet provided with the unit. The datasheets accompanying the unit also provides the values for the drain and source currents for a similar test performed at JPL.

REFER TO MEASURED SOURCE VOLTAGE DATA FOR ACTUAL HARDWARE. Here is

an example of the source voltage values and the drain and the source currents obtained for such a test at room temperature are given in the Table 4-1

T, JFET	rm T	-
Vdd	3 V	
Vss	-1.5 `	V
ldd	1.564 ı	mA
lss	1.5686	mA

Channel #	(V)	DELTA (V)
	1.130	
1	1.130	0
2	1.075	0.001
Z	1.074	0.001
3	0.781	0.001
5	0.780	0.001
4	1.088	0.005
	1.093	
5	0.834	0.001
	0.833	
6	1.012	0.003
	1.015	
7	0.785	0.002
	0.787	
8	1.148	0.004
	1.144 0.753	
9	0.753	0
	0.693	
10	0.701	0.008
	1.110	0.004
11	1.114	0.004
12	0.758	0.001
12	0.759	0.001
13	0.832	0.002
15	0.830	0.002
14	1.264	0.001
	1.265	
15	1.206	0
	1.206	
16	0.818	0.001
	0.819	
17	0.526 0.521	0.005
	1.423	
18	1.423	0
	0.773	
19	0.775	0.002
20	0.873	0.001
20	0.877	0.004
21	1.387	0.006
21	1.393	0.006
22	1.417	0.003
	1.420	
23	0.887	0.002

	0.889	
24	0.888	0.002
24	0.891	0.003

- END OF -Attachment of HRCR Item # 11: "JFET Module Handling Document D-26790" JPL Hardware Requirements Certification Review – SPIRE Element No. D-32428A

END OF

HRCR PACKAGE