
#### JPL Hardware Requirements Certification Review – SPIRE Element No. D-30475

Assembly / Subsystem		PEM				Phone		Section		Date	
SPIRE		Martin Herman			nan	(818) 354-8541		386		3 February, 2005	
Drawing/ Part No.	Dwg. Rev.	No	men	clati	ure	Serial No.	Model	Туре	Final IR No.	Mass (Meas. / Req.)	
10209750-1	В	JF	ET N	lodu	le	014	FLIGHT	N/A	923847	280.6 gm / 305 gm	
Check applicable answer and provide explanation in remarks column		Y E S	N O	N A	Remarks		Data Attachments		Signature & Date		
Are all drawings and speci complete, approved, released		X						14. Latest Top ☑ Attached	Assembly drawings  None	Cognizant Engineer	
Do the released drawings specifications reflect all appro		X						15. List of open  Attached	ECRs	PEM 11/2/18/05	
Is hardware identical to oth delivered? If no, provide difference		X				16. Waivers (RFW request for waiver)  ☑ Attached ☐ None				DA Engineer 2/18/05	
4. Does the hardware meet its functional requirements, specifications, waivers, ICDs?		X			EIDP attached. Also see item # 8 attachments.			17. Open MRB Attached	None	Environments/Reliability	
5. Are all IR and MRB dispositioned and concurred by QA?		X	^					18. Open PFR o	n this H/W	Mission Assurance Mgr.	
6. Is complete as-built list info included in the build book?	ormation	X						19. Open PFR o	None     Non	Project Office	
7. Have all required environn analyses been completed?	nental tests &	X			ETAS attached			20. Handling Do	cument → See Item 11 ☐ None	Rames Bale 2/18/05	
Is all required assembly ar subsystem level functional tes		X			Performance Test Data Attached. Also see EIDP in item # 4.		ed.	21. Shortage List ☐ Attached ☐ None			
Have all piece parts, proce materials been approved by J		X		7				22. Requirements Verification Matrix  Attached (See #4, #7, #8) None			
		and MIUL met all 23. Qualification Status									
11. Are all shipping container special handling procedures r	ready?	X			See Attached Do	ached Document D-26790		24. Mate / Demate Record  Attached None			
12. Is additional work required to bring this hardware to flight readiness?			Х				25. Operating Lo				
13. Is this hardware acceptal	ble for flight?	X						26. MICD  Attached	None		



SPIRE JFET Module S/N 014

#### RAL EIDP Table of Contents Versus JPL HRCR Check List Item Numbers

RAL EIDP Section	RAL EIDP Title	JPL HRCR Check List Item Number	Notes
Number		Item Number	
1	Shipping Documents		Shipper and Final IR
2	Transportation, Packing, Handling & Integration Procedures	11	Special Handling Document D-26790
3	Certificate of Conformance / Delivery Review Board MOM		HRCR book is the C of C
4	As Built Configuration Status List	1 & 2	Assembly Drawings
5	List of Waivers	4	RFW (request for waiver) Attached
6	Copies of Waivers	4 & 7	RFW (request for waiver) Attached
7	List of Non-Conformance Reports		See RFW in 4 & 7
8	Copies of Non-Conformance Reports		See RFW in 4 & 7
9	Cleanliness Statement		Final IR QA Inspection
10	Operational Manual		NA
11	Top Level Drawings (inc. Family Tree)	14	Top Assembly Drawing
12	Interface Drawings	26	MICD Drawing
13	Functional, Block & Mechanical Drawings		NA
14	Electrical Circuit Drawings		NA
15	Serialized Components List		In build books – not shipped
16	Mass Properties/ Power Budget	HRCR Check List Page 1	Mass listed in HRCR check list
17	Qualification Status List / Test Matrix	23	Qualification Unit Test Matrix
18	Test Reports	4, 7, 8, 23	
19	Open Work / Deferred Work / Open Tests		NA
20	Calibration Data		NA
21	Historical Record	23	Qualification Unit Test Matrix
22	Manufacturing Logbook(s)		In build books – not shipped
23	Operating Time / Cycle Record	25	
24	Connector Mating Record	24	
25	Age Sensitive Items Record		NA
26	Pressure Vessels – History/Test Record		NA
27	Temporary Installation Record		NA
28	Reference List of EIDPs (Lower level)		NA
29	Other Useful Information		NA

### JPL Hardware Requirements Certification Review (HRCR)

# Junction Field Effect Transistor (JFET) Flight Module

10209750-1 S/N 014

SPIRE Element
Herschel Space Observatory Project

February 3, 2005

#### **Configuration of Module, Boards & Membranes**

Module 10209750-1	S/N 14	S/N 14
PWB 10209760-1	S/N 36	S/N 37
Membrane 10209758-1	J6.15.2	J6.15.1

# **Attachment of HRCR Items #1 Drawing Release Status**

#### ALL ASSEMBLY & PARTS DRAWINGS ARE RELEASED IN PDMS

#### Released Drawings:

10209719-1	assembly built per released Rev. A drawing (studlock)
10209722-1	assembly built per released Rev. B drawing (interface drawing)
10209750-1	assembly built per released Rev. B drawing (module assy)
10209751-1	assembly built per released Rev. B drawing (chassis 1)
10209752-1	assembly built per released Rev. A drawing (chassis 2)
10209753-1	assembly built per released Rev. A drawing (chassis 3)
10209754-1	assembly built per released Rev. C drawing (mount)
10209756-1	assembly built per released Rev. B drawing (chassis lid)
10209757-1	assembly built per released Rev. A drawing (membrane)
10209758-1	assembly built per released Rev. A drawing (membrane assy)
10209759-1,-2	2,-4 redlined Rev. B drawing (gasket)
10209760-1	assembly built per released Rev. C drawing (board assembly)
10209761-1	assembly built per released Rev. C drawing (solder connector)
10209769-1	assembly built per released Rev. A drawing (stiffener)
10209777-1	assembly built per released Rev. B drawing (board)
10209858-2	assembly built per released Rev. A drawing (special fastener)
10217636-1	assembly built per released Rev. A drawing (clip)

#### **Attachment of HRCR Item #4: EIDP**

			EIDP	Coverpage	For JFET	Testing	I	
	Unit Identfication							
	Name	:	JFET PFI	M Module				
	Part #		10209	750-1				
	S/N	:		14				
Ξ		Ė						
	Environmemtal Testing	_						
			Axes		Duration/#			
		L	Tested	Temp	of Cycle	Requirement	Source	Waiver
	Random Vibration Test		X, Y, Z	Rm T	1 min/axis	X, Y, Z	SSSD, JFET-DES-07	
	High Level Sine Vibe Test		None	NA	NA	X, Y, Z	SSSD, JFET-DES-07	HR-SP-JPL- RFW-005
	Bakeout	Г	NA	80 C	25 hrs	> 24 HRS		
	Thermal Cycles	Г	NA	RmT to 80 K	2	Minimum 1	D-20549	
Ξ								
	Performance Characteristics							
		L		Specific			Source	Waiver
	Power needed for <11 bad channels (Min Perf.)		6.9 mW	11 mW fo 7 mW for i		JFET-TEC	SSSD, -05, JFET-PER-02	HR-SP-JPL- RFW-004
	Power needed for <4 bad channels (Design Value)		7.35 mW	11 mW fo 7 mW for i		JFET-TEC	SSSD, -05, JFET-PER-02	
	Power needed for 100 % Yield per unit		9.14 mW	NA			NA	
Н	Median Noise at < 11 bad chs.	┝	11.63 nV/rtHz		`	ecen	JFET-PER-01	
Н	Median Noise at < 4 bad chs.	┝	10.24 nV/rtHz	<15 nV/rtHz	<7 nV/rtHz		JFET-PER-01	
Н	Median Noise at < 4 bad cns.  Median Noise at 100 % Yield.	┝	9.23 nV/rtHz	Min Performance	Design Value		JFET-PER-01	
Н	# of Channels over the	┝	9.23 NV/RHZ	renormance	value	3330,	SSSD.	
	max. offset voltage		0	< 15 mV			BDA-DRCU-27	
	Common Mode Rejection Ratio	Г	< -60 dB by de	sign, as measu	red in EM4 ur	nit SSSD, BDA-DRCU-11		
	Board Level Details							
			Board	SN 036	Board SN 037			
			(JAA	-JDD)	(JA	AA'-JDD')	Source	
	# Channels Tested	:	36		37			
							SSSD,	
Н	Median Noise at 3.5 mW # of good channels	:	9.24 n	V/rtHz 92%	12.3	37 nV/rtHz 75 %	JFET-PER-01 SSSD.	
	at 3.5 mW		22	92% Yield	18	Yield	JFET-PER-02	
	Power Needed for			1,2,0		1.0.0	SSSD,	
	100 % Yield	:	4.01 mW		5.14 mW		JFET-PER-02	
	Median Noise at High Power (w/ 100 % Yield)		9.20 n	V/rtHz	9.4	5 nV/rtHz	SSSD, JFET-PER-01	
	Median Gain at High Power		0.	98		0.97	NA	
	Heater Resistance, 4K Reference value	26	2.51	1 kΩ	2	2.53 kΩ	NA	
	Definitions							
	Good Channels	:	Noise less than	n a min. perform	ance value o	f 15 nV/rtHz		
	Yield	:	# of Good Cha					
	Filenames							
	Noise Measurements	:	JFET_Mod14_	Noise_data.pdf				
	Source Voltages (RmT, 4K)	:		Source_Voltage				
	Notes							
1)	The Base temperature for all performan	10	e characterization	on was 4K				
2)	All Noise Measurements were made wi							
23	Type of membranes:	Ī		veretched Perfo	orated	SN027: 20% Over	retched Perforated	
-01	Type of memoranes.		J. 4030. 3076 C	vereicheu nem	Jiateu	307. 30% OVE	etoned r entitrated	

#### **Attachment of HRCR Item #4: RFW (request for waiver)**

		RFW/RFD Number:	HR-SP-JPL-RFW-01	
Spacecraft / Project	Herschel	Originator's Name	Steve Tseng	
System / Experiment / Model	1.1 SPIRE	Signature / Date		
Sub-System	detectors	Request Type (Highlight applicable request)	Waiver (RFW)	Deviation (RFD)
Assembly	JFET modules	1.1.1.1 Organisation	Jet Propulsior	Laboratory
Sub-Assembly		Ref. Doc. / Drwg No.	SPIRE-JPL-P	RJ-000456
Item		References		
Serial No.		References		
RFW/RFD Title	JFET Power Dissipation s/n 01	14		

End Items(s) Affected (Hardware, Software)									
Name		umber	, 	Model(s)					
JFET Module p/n 10209750 s/n 014			PFI	PFM					
F	Requirement / Interface Dod	uments Affecte	ed						
Specification/Drawing Title	Number	Issue	Date	App. Paragraph					
BDA-SSSD	SPIRE-JPL-PRJ-0004456	3.2	7/1/03	JFET-PER-01 JFET-PER-02 JFET-TEC-05					
Descrip	tion of Deviation / Discrepa	ncy / Non-Conf	ormance						

Requirement states that dissipation of photometer JFETs is to be less than 6.90 mW average, while supplying 90% of channels with voltage noise < 15 nV/rtHz according to BDA-SSSD JFET-PER-01, JFET-PER-02, JFET-TEC-05. Measured JFET performance of the JFETs indicates that 9.14 mW of power dissipation will be required to meet the specified yield and noise performance specifications.

#### Other Items or Requirements (Potentially) Affected

Overall sensitivity of the bolometer sub-system is affected by JFET noise performance. JFET power dissipation impacts the heat sink temperature of the 3He refrigerator and may in turn increase the base detector temperature. Dissipation of JFETs affects power dissipation on cryostat.

#### Need for RFW/RFD and Rationale for Acceptance

Measured JFET performance of JFETs indicates that 6.90 mW of power dissipation will be required to meet the specified yield and noise performance specifications. JPL is unable to significantly alter the JFET fabrication process in order to meet the power specification without undue risk to the stated PFM/FS delivery dates. Furthermore, JPL requests a full system optimisation to revisit the noise and power requirements on the JFETs. The JFET modules can meet the noise design value with 100 % yield at 9.14 mW.

	Approved	Rejected	Name	Date
Engineering:				
Product Assurance:				
CCB-Chairman:				
Principal Investigator				
Product Assurance:				
Co-Investigator				
Prime Contractor				
ESA Project Office				

## Attachment of HRCR Item #7: RFW (request for waiver)

		RFW/RFD Number: H		HR-SP-JPL-RFW-005				
Spacecraft / Project	Herschel		Originator's Name	Originator's Name		Kalyani Sukhatme		
System / Experiment / Model	SPIRE		Signature / Date					
Sub-System	detectors		Request Type (Highlight applicable request)		Waiver (RFW)	Deviation (RFD)		
Assembly		Organisation			Jet Propulsion Laboratory			
Sub-Assembly			Ref. Doc. / Drwg No.		SPIRE-JPL-PI	RJ-000456		
Item			References					
Serial No.			References					
RFW/RFD Title	BDA and JFET module sine test deletion							

End	Items(s) Affected (Ha	ardware, Softwar	e)			
Name	C	l-Number		Model(s)		
Bolometric Detector Assemblies JFET Modules		CQM, PFM, FS CQM, PFM, FS				
Requ	uirement / Interface D	ocuments Affect	ed			
Specification/Drawing Title	Number	Issue	Date	App. Paragraph		
BDA-SSSD (SPIRE-JPL-PRJ- 000456)		3.2	Jan 7, 2003	BDA-DES-10, JFET-DES- 07		
Description	of Deviation / Discre	pancy / Non-Con	formance			
High Level Sine- Vibe Test is not performed						
Other It	ems or Requirements	s (Potentially) Aff	ected			

#### Need for RFW/RFD and Rationale for Acceptance

The hardware has to be qualified under a cold vibration test and is installed in the cold vibration facility for the purpose of the test. The high level sine vibration test configuration will put the hardware and the personnel at risk since the cold vibration facility is not structurally capable of withstanding the high levels. Obtaining additional resources (cost and schedule) for developing a new set-up is not feasible at this time.

	Approved	Rejected	Name	Date
JPL Engineering:				
JPL Product Assurance:				
CCB-Chairman:				
Principal Investigator				
Product Assurance:				
Co-Investigator				
Prime Contractor				
ESA Project Office				

#### **Attachment of HRCR Item #7: ETAS (environmental test summary)**

JFL	EN	VIRONMEN	ITAL TES	T AUTH	IORIZA	TION	AND SUMMAR	Y (ETAS	)
			AUTHORI	ZATION S	ECTION	l .	SALE LOSS SERVICES	100	and the took
PROJECT						LOG N			
Herschel						HS03	5	,	
YSTEM/ASSEMBLY T	S/N 13,14							12/03/04	ED
REFERENCE DESIGNATIO	N NUMBER	PART NO. (IF 10209750-	MULTIPLE, AT	TACH LIST)		REV.		SERIAL NO 013,014	L
HARDWARE TYPE		10200700				PRE-EI	WIRONMENTAL INSPECT		NUMBER (ATTACH IR)
EM QUAL	□ FLIGHT     □	FLIGHT SPA	RE	OTHER					
WIRING HARNESS  EM QUAL	FLIGHT		SE	PART NO.		REV.		SERIAL NO	l,
TEST DESCRIPTION (CHEC	No.		06			TYPE	OF TEST	-	
SINE VIBRATION RANDOM VIBRATION	PYROSHOCK THERMAL VAC.	ACOUSTIC THERMAL A	EMC	OTHER		_	IALIFICATION OTO FLIGHT	FLIGHT	T ACCEPTANCE
WILL ALL TESTS/LEVES/DL				PERFORMED	ON THIS LIN		OTOFLIGHT	IN HETES	Я
YES HAS THE UNIT PASSED AL	NO (IF NO, ATTAC	H EXCEPTIONS LIS	(T)	ENTER PRO					
☑ YES	NO (IF NO, ATTAC	H EXCEPTIONS LIS	i)	BRIEF EXPL					
HAVE ALL DESIGN ANALYS									
YES	NO (IF NO, ATTAC		IT)	BRIEF EXPL	ANATION				
IS THE TEST ARTICLE IDEN	NO (IF NO, ATTAC		T)	BRIEF EXPL	NATION SE	feners ha	ve been added to the design	and includedo	n this unit
ARE ALL PERS AGAINST TH			.,				-		
YES	NO (IF NO, ATTAC			BRIEF EXPLI except for ong	NATION PF	R's lin prod is of last t	cess of closure. All issues have units (12,13)	ave been addre	essed and qualified
HAVE ALL WAIVERS AND E YES	CRs BEEN APPROVED A  NO (IF NO, ATTAC			BRIEF EXPL	NATION				
		TENOET HONO ELO		UTHORIZE			· · · · · · · · · · · · · · · · · · ·	-	
COGNIZANT ENGINEER	i 12	JATE TECHNIC	AL MGR/INSTE		P REP	DATE 3/04	ENTRONMENTAL DEO	11 1	eng. DATE 12-3-04
		2-14-0-1-2	SUMMA	ARY SEC	TION	96%	1 02 1 7.200		
TEST AGENCY (IF MULTIPL	E, ATTACH SUMMARY A	ND TEST DATES)	TEST INITIAT	ION DATE	ACCUMUL	ATED OF	ERATING HOURS PRIOR 1	TO FIRST ENV	RONMENTAL TEST
JPL Building 144	<u> </u>		12/07/04		1				
SERIAL NUMBERS ACTUAL	LY TESTED		TEST TERMINA	TION DATE	OPERATIN	IG HOUR	S DURING ENVIRONMENT	AL EXPOSUR	Ē
			TEST	DESCRIPTI	ON				
VIBRATION	ACOUSTIC	PYROSH	OCK SHOCK		HERMAL VAC	CHILIM	TEMPERATURE AT	MOODLEDE	OTHER
AXES: X			AXES: X Y		URE: <10E-5		L TEMPERATURE AT	MUOPHERE	LI OTHER
SINE VIBRATION				.<77K		cucle			
RANDOM VIBRATION 🖾 🕽		SHOCKS/AXIS:		NO OF	CYCLES: 2		NO OF CYCLES:		
EMC	COND. SUSC.	COND. EMIS.		☐ ISOLATK	ON .	TEMP. I	EVEL (°c) AND ACCUMULA		,
☐ ESD	RAD, SUSC.	RAD. EMIS.		MAGNET	ICS			h COLD:_ h COLD:_	^c,h
WERE THERE ANY PFRs GE	NERATED DURING ENV			LIST P	R NOS. / BR	RIEF EXPL			
ARE THE POST ENVIRONME				LICT D	R NOS. / BR	HEE EVDI	ANATION		
YES	NO (IF YES, ATTAC	H A COPY OF THE	INSPECTION	List Pi	n IVOS. / Dr	IIEF EXPL	ANATION		
WEDS ALL DI ANNED TEXTS		NO, ATTACH EXPL	LANATION)	- 12					
WERE ALL PLANNED TESTS  YES	NO (IF NO, ATTACK		τ)	LIST P	R NOS. / BR	NEF EXPL	ANATION		
TESTS HAVE NOT BEEN	SUCCESSFULLY COM						I		
COGNIZANI ENGINEER		DATE   TECHNIC	AL MGRJINSTR	MHGJPI PHE	P REP	DATE	ENVIRONMENTAL REQU	JIREMENTS E	NG. DATE
HARDWARE HAS SUCC	ESSFULLY COMPLETED		NTAL TESTS LIS			REMAININ DATE	IG ACTIONS HAVE BEEN T		
1211N		. 1	/ ^	MINOSTIFAE	1. /-	) I	. The same	, /	wa. DATE
TYMAL	2/7	105 //	tertin of		2/7/93		1 /20 (QU	e We	-7-05

#### Attachment of HRCR Item #7: ETAS (environmental test summary)

PAGE 1 JPL 2683 R 1/98 FF



#### ENVIRONMENTAL TEST AUTHORIZATION AND SUMMARY (ETAS)

#### OTHER AUTHORIZATION PROVISIONS AND EXPLANATIONS

nis is a 3-axis warm vibration test (room temp) done on the JFET flight modules SN012 and 013. The test will be done with the JFET unit mounted inside a mock-up JFET rack. The unit will be assessed both before and after the test with visual inspections and electrical checkouts. 3 response accelerometers will be mounted onto the JFET rack in order to give response data.

2 to 3 vacuum thermal cycles will also be completed.

5/N/4 passed vib and thermal S/N 0/3 Failed (285374)-problem found during thermal cycle. Remark to be done orillated (ETAS HSOZIE)

PAGE 2 JPL 2683 R 1/98 FF

#### **Attachment of HRCR Item #7: ETAS (environmental test summary)**

(	COMMENTS		PAGE 3 JPL 2683 R 1/56 FF
(ETAS)	PASS/ FAIL		
D SUMMARY IARY	TEST		
AL TES JTHORIZATION AND SUMMARY (ETAS) ENVIRONMENTAL TEST SUMMARY	DATE TEST PERFORMED		
ENVIRONMENTAL TES JTHE ENVIRONMENT	TEST ENVIRONMENT LEVELS & DURATION	X, Y, and Z  1 minute Random Vibe Frequency [Hz] 20 0.01 100 0.05 300 0.05 499 0.0214 500 0.00214 500 0.00214 500 100014 500 0.005 499 0.00214 500 100014 500014 500014 500014 500014 500014 500014 500014 500014 500014 500014 500014 500014 5000	
ENVI	ETAS	HS035	
	N/S	4 4	
4	HARDWARE	SPIRE JFET (10209750-1)	

#### Attachment of HRCR Item # 8: Test Data - Source Voltage & Noise For Module 14

#### JFET SOURCE VOLTAGE MEASUREMENT

Date		12/8/	2004	12/8/	2004			
T, plate		4	K	4	K			
		4	K	4	K			
∨dd			3	3	3			
Vss			.5	-1				
Vdď		2.676		2.68	.0			
Vss'								
		-1.173	442	-1.176	207			
ldd			443	1.22				
ISS			433	1.23				
SN		3	6	3	7			
Channel #			DELTA		DELTA			
1	а	0.713	_	0.755	0.000			
1	b	0.713	0	0.752	0.003			
_	а	0.743		0.747				
2	b	0.747	0.004	0.741	0.006			
	a	0.718		0.760				
3	b	0.715	0.003	0.762	0.002			
		0.713		0.702				
4	a		0.003		0.001			
	b	0.716		0.722				
5	a	0.715	0	0.740	0.004			
	b	0.715		0.744				
6	а	0.710	0.001	0.712	0.007			
· ·	b	0.709	0.001	0.719	0.007			
_	а	0.738		0.769	0.004			
7	b	0.738	0	0.773	0.004			
	а	0.696		0.695				
8	b	0.698	0.002	0.700	0.005			
	a	0.690		0.734				
9		 0.693	0.003		0.005			
	b			0.739				
10	a	0.798	0.003	0.786	0.007			
	b	0.795		0.793				
11	а	0.797	0.001	0.745	0.007			
	b	0.798		0.738				
12	а	1.129	0.011	0.738	0.001			
12	b	1.140	0.011	0.737	0.001			
13	а	0.786	0.01	0.731	0.004			
13	b	0.796	0.01	0.735	0.004			
	а	0.743	0.005	0.754	_			
14	b	0.748	0.005	0.754	0			
	a	0.748		0.658				
15	b	0.748	0	0.661	0.003			
	a	0.746		0.634				
16		0.799	0.004	0.637	0.003			
	b							
17	a	0.722	0.006	0.758	0.009			
	b	0.716		0.749				
18	а	0.754	0	0.592	0.002			
10	b	0.754		0.594	U.JUE			
19	а	0.714	0.002	0.780	0.006			
19	b	0.712	0.002	0.786	0.000			
20	а	0.716	0.004	0.704	0.002			
20	b	0.720	0.004	0.706	0.002			
	a	0.743		0.740				
21	b	0.738	0.005	0.736	0.004			
	a	0.747		0.730				
22	b	0.747	0		0			
				0.801				
23	a	0.680	0.001	0.775	0.005			
	b	0.681		0.780				
24	а	1.015	0.003	0.696	0			
	b	1.012	2.000	0.696				

#### **Attachment of HRCR Item #8: Test Data - Source Voltage & Noise**

#### Board S/N 036 in Module S/N 014

	Pwr1	Pwr2	Pwr3	Pwr4	Pwr10	Pwr11	Pwr12	Pwr13	Pwr14	Pwr15	Pwr16	Pwr17	Pwr18
Vdd (V)	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.79	2.78	2.75	2.7	2.73	2.8
Vss (V)	-1.4	-1.3	-1.2	-1.1	-1.17	-1.13	-1.1	-1.1	-1.1	-1.1	-1.1	-1.1	-1.25
Vdd' (V)	2.483	2.498	2.512	2.528	2.5168	2.5228	2.5278	2.5177	2.5077	2.4781	2.4285	2.4583	2.5053
Vss' (V)	-1.089	-1.003	-0.919	-0.833	-0.893	-0.855	-0.833	-0.833	-0.833	-0.833	-0.833	-0.833	-0.961
ldd (mA)	1.2197	1.162	1.1053	1.0468	1.088	1.0645	1.047	1.0468	1.0466	1.0457	1.0444	1.0452	1.1337
Iss (mA)	1.1831	1.126	1.0891	1.0111	1.0519	1.0285	1.0111	1.0109	1.0108	1.01	1.0089	1.0095	1.0974
I (mA)	1.2014	1.144	1.0872	1.02895	1.06995	1.0465	1.02905	1.02885	1.0287	1.02785	1.02665	1.02735	1.11555
P (mW)	4.2914008	4.005144	3.7301832	3.458301	3.6483155	3.5348677	3.4584312	3.4473677	3.4365781	3.4033141	3.348419	3.3813171	3.866831
Channel Num			Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz
Channel: 1	11.03	9.20	12.64	16.28	11.46	14.16	15.22	15.66	15.95	17.32	15.71	15.29	10.91
Channel: 2	7.52	9.45	10.06	8.56	5.67	7.83	7.27	8.64	6.77	6.95	7.41	6.16	6.50
Channel: 3	7.91	8.54	9.93	9.64	6.51	7.60	7.07	8.82	7.45	8.17	10.94	7.77	7.55
Channel: 4	10.27	10.41	9.63	10.23	6.52	7.27	7.67	8.22	6.22	6.35	7.42	6.49	6.43
Channel: 5	9.65	6.62	8.00	13.66	7.83	9.30	10.19	10.91	11.67	12.80	16.20	12.28	8.41
Channel: 6	7.59	8.90	10.50	12.28	10.18	13.62	13.23	13.46	14.10	14.44	17.53	16.59	7.95
Channel: 7	8.40	8.97	8.74	11.33	6.70	9.96	7.76	7.02	6.71	7.05	12.59	8.40	5.70
Channel: 8	8.14	8.39	8.55	11.58	6.85	8.91	10.61	8.07	8.30	8.18	13.85	10.59	7.67
Channel: 9	8.69	9.73	9.84	11.71	8.18	9.18	11.25	10.68	10.29	11.58	17.07	10.98	7.02
Channel: 10	10.17	12.66	21.83	29.68	25.86	31.61	35.91	36.11	36.50	31.24	37.25	37.31	18.70
Channel: 11	9.90	8.96	9.82	11.12	8.69	10.97	8.75	8.84	9.07	7.69	13.12	8.43	9.34
Channel: 12	7.80	9.21	13.31	18.03	10.44	11.70	15.85	15.01	15.83	18.67	17.50	20.19	8.88
Channel: 13	8.22	10.04	9.00	9.28	9.26	7.26	8.71	9.52	9.49	9.68	10.74	10.81	6.38
Channel: 14	9.39	9.78	8.92	10.59	8.25	8.30	11.76	10.08	10.17	9.55	14.39	11.99	6.52
Channel: 15	9.91	9.87	10.92	15.06	9.63	17.29	14.28	15.11	14.44	12.12	18.76	13.37	10.58
Channel: 16	7.31	8.91	8.17	9.69	8.93	7.89	9.01	9.04	6.87	7.65	9.05	10.74	6.91
Channel: 17	8.32	9.27	10.48	14.91	8.45	11.63	12.63	12.91	13.49	14.76	16.23	15.39	9.35
Channel: 18	12.25	10.42	11.24	14.53	12.02	10.86	11.16	13.93	12.71	15.00	17.25	13.85	10.21
Channel: 19	8.19	7.82	8.67	10.48	8.81	9.37	6.19	7.99	8.44	8.92	9.44	8.57	8.88
Channel: 20	8.33	7.44	8.34	10.14	6.50	8.45	6.62	7.04	7.30	7.14	7.21	7.89	7.45
Channel: 21	9.11	9.64	8.41	10.26	5.91	6.96	7.01	7.34	7.93	8.58	8.23	7.92	7.28
Channel: 22	11.54	8.97	8.23	10.93	7.25	8.64	9.94	11.60	11.25	11.45	11.70	10.60	6.66
Channel: 23	11.40	7.36	7.85	9.13	6.21	6.24	7.48	6.89	9.29	9.25	8.21	9.09	6.43
Channel: 24	11.60	9.88	8.96	12.70	7.91	9.86	10.91	9.54	10.31	11.89	13.22	14.59	7.06
Median Overall Mean	8.90	9.20	9.31 10.09	11.22 12.57	8.21 8.92	9.24 10.62	10.06 11.10	9.53	9.83	9.61	13.17 13.79	10.77 12.30	7.50 8.28
	9.28	9.19						11.35	11.27	11.52			
Good Mean	9.28	9.19	9.58	11.14	8.18	9.36	9.50	9.53	9.63	9.71	10.50	10.03	7.83
MP Reqd Yield	1.00	1.00	0.96	0.83	0.96	0.92	0.88	0.83	0.88	0.83	0.63	0.79	0.96
		1.00	23	0.83 20	23		21	20		20	15	19	23
# Good Ch. # Bad Ch.	24 0	24	23	4	23 1	22 2	3	4	21 3	4	10	18	23 1
# Bad On.	U	U	1	4	1	- 2	3	4	3	4	8	9	1

#### **Attachment of HRCR Item #8: Test Data - Source Voltage & Noise**

#### Board S/N 037 in Module S/N 014

	Pwr1	Pwr2	Pwr3	Pwr4	Pwr5	Pwr5b	Pwr7	Pwr8	Pwr9
Vdd (V)	2.74	2.8	2.8	2.8	2.7	2.7	2.7	2.7	2.7
Vss (V)	-1.31	-1.5	-1.6	-1.7	-1.3	-1.25	-1.2	-1.18	-1.15
Vdd' (V)	2.4414	2.4724	2.4574	2.4427	2.403	2.4102	2.4176	2.4206	2.4251
Vss' (V)	-1.016	-1.177	-1.262	-1.348	-1.008	-0.965	-0.923	-0.906	-0.881
Idd (mA)	1.1495	1.2601	1.3174	1.3739	1.1428	1.114	1.0851	1.0735	1.056
Iss (mA)	1.1149	1.225	1.2822	1.3384	1.1085	1.0797	1.051	1.0394	1.0219
I (mA)	1.1322	1.24255	1.2998	1.35615	1.12565	1.09685	1.06805	1.05645	1.03895
P (mW)	3.91446828	4.53456197	4.83447612	5.14075781	3.83959215	3.70208812	3.56792783	3.51438657	3.4348726
Channel Num			Vn @150 Hz						
Channel: 1	12.03	8.11	10.61	8.71	16.62	11.69	14.13	13.34	9.95
Channel: 2	9.70	6.34	9.63	8.20	13.34	14.41	17.41	16.68	10.31
Channel: 3	24.00	8.36	8.94	9.71	32.05	35.34	45.94	51.52	52.97
Channel: 4	5.55	6.72	6.62	10.11	10.33		12.35	20.08	8.12
Channel: 5	7.48	6.14	7.83	10.78	17.56	7.57	7.88	14.44	9.74
Channel: 6	7.17	5.96	9.89	8.76	14.30	12.57	9.43	18.32	12.96
Channel: 7	6.76	5.94	8.19	10.76	9.85	11.71	9.48	11.27	9.10
Channel: 8	8.18	8.53	9.92	13.21	8.11	13.05	11.78	7.71	14.65
Channel: 9	6.38	8.79	11.59	7.26	7.60	12.87	16.33	18.46	23.72
Channel: 10	8.63	10.24	11.90	8.59	11.28	12.76	8.52	12.59	10.20
Channel: 11	12.28	6.95	7.04	7.02	13.38	13.91	10.64	9.25	15.09
Channel: 12	6.63	6.80	7.18	6.82	8.91	11.49	12.52	13.28	22.26
Channel: 13	8.49	5.72	7.03	6.61	10.18	10.23	9.52	12.14	14.34
Channel: 14	11.39	16.17	15.49	14.47	12.52	12.75	12.89	12.87	15.52
Channel: 15	17.59	15.34	9.45	10.92	20.93	18.22	15.37	10.58	12.77
Channel: 16	6.10	6.00	6.91	7.28	15.73	10.41	11.10	7.34	12.03
Channel: 17	7.29	5.32	6.71	9.26	7.87	14.13	14.34	8.34	11.60
Channel: 18	7.72	10.62	15.39	13.90	10.41	13.09	11.32	7.49	10.17
Channel: 19	7.20	10.35	11.27	8.35	11.30	16.30	9.47	7.73	15.24
Channel: 20	10.63	10.35	8.56	13.97	14.44	13.89	12.73	16.38	22.05
Channel: 21	6.24	6.38	7.37	9.04	12.24	7.64	12.12	6.31	13.71
Channel: 22	6.06	7.43	9.94	9.95	9.74	13.35	13.76	6.33	15.45
Channel: 23	7.91	5.79	14.52	10.12	12.12	11.66	14.48	12.13	19.17
Channel: 24	6.68	7.13	15.31	9.64	12.16		16.35	12.97	22.05
Median	7.60	7.04	9.54	9.45	12.14	12.75	12.44	12.37	14.03
Overall Mean		8.14	9.89	9.73		13.27	13.74	13.65	15.97
Good Mean	8.02	7.45	9.10	9.73	11.06	11.84	11.50	10.34	11.40
MP Reqd					15				
Viala	0.00	0.00	0.00	4 00	0.70	0.00	0.70	0.75	0.50

1.00

24

0.79

19 5

0.88

21

3

0.79

19

5

0.75

18

6

0.58

14 10

MP Regd Yield

# Good Ch.

# Bad Ch.

0.92

22

0.92

22

0.88

21

#### **Attachment of HRCR Item # 9: SPIRE MIUL Cover Page**

MIUL = Material Identification & Utilization List


Declared Materials List's and Processes List are not included in this HRCR

Materials and Processes List
materials and Processes List
SPIRE
JPL D-25725
01 2 5 25/25
REV B
1/05/04
This technical data is export controlled under U.S. law and is being transferred by JPL to ESA for use exclusively on the Herschel/Planck projects. The information may not be used for any other purposes, and shall not be re-transferred or disclosed to any other party without the prior written approval of NASA.
$\mathcal{L}$
Mel He
Reviewed by:  M. Knopp M&P Engineer
The state of the s

#### **Attachment of HRCR Item #11:**

**See End of This HRCR Package for "JFET Module Handling Document"** 

#### **Attachment of HRCR Item # 14: JFET Module Top Assembly Drawing 10209750-1**



#### **Attachment of HRCR Item #23: Qualification Compliance Test**

#### Qualification Model JFET Module

		EIDP Coverpage For JFET Testing											
Unit Identfication													
Name	1:	JFET Q	M Module										
Part#	:		9750-1										
S/N	:	#(	001										
Environmemtal Testing													
Environmental resting	т	Axes		Duration/# of									
		Tested	Temperature	Cycle	Requirement	Source	Waiver						
	$\vdash$		remperature		requirement	SSSD.							
Random Vibration Test		X, Y, Z	100 K	2 min/axis	X, Y, Z	JFET-DES-07							
	T					SSSD,	HR-SP-JP						
High Level Sine Vibe Test		None	NA	NA	X. Y. Z	JFET-DES-07	RFW 005						
Bakeout	Т	NA	80 C	72 Hours	80C, 72 Hrs	D-20549							
Thermal Cycles		NA	RmT to 80 K	27	Minimum 15	D-20549							
ŕ													
Performance Characteristics	•												
	_		Specif	ication	S	ource	Waiver						
Power needed for <11 bad			11 mW f	or CQM,	s	SSD,	RFW in						
channels (Min Perf.)	L	9.1 mW	7 mW for	PFM/FS	JFET-TEC-0	5, JFET-PER-02	process						
Power needed for <4 bad			11 mW f	or CQM,	s	SSD,							
channels (Design Value)		10.8 mW	7 mW for	PFM/FS	JFET-TEC-0	5, JFET-PER-02							
Power needed for 100 %													
Yield per unit		13.5 mW	N	A		NA							
Median Noise at < 11 bad chs.		7.13 nV/rtHz	<15 nV/rtHz		SSSD, J	FET-PER-01							
Median Noise at < 4 bad chs.		6.1 nV/rtHz	Min	<7 nV/rtHz	SSSD, J	FET-PER-01							
Median Noise at 100 % Yield.	Т	6.97 nV/rtHz	Performance	Design Value	SSSD, J	FET-PER-01							
# of Channels over the	П		< 15 mV for C0	2M		SSSD,							
max. offset voltage		0	< 15 mV for PF	M/FS		BDA-DRCU-27							
						SSSD,							
Common Mode Rejection Ratio		< -60 dB by d	esign, as meas	ured in EM4 un	it	BDA-DRCU-11							
Board Level Detail													
		Board	SN 001			Source							
# Channels Tested	:	24											
						SSSD,							
Median Noise at 3.5 mW	:	18 n	V/rtHz			JFET-PER-01							
# of good channels						SSSD,							
at 3.5 mW	:	7	29% Yield	L		JFET-PER-02							
Power Needed for						SSSD,							
100 % Yield	:	6.75 mW		ļ		JFET-PER-02							
Median Noise at High Power (w/			377.411			SSSD,							
100 % Yield)	$\vdash$		nV/rtHz	ļ		JFET-PER-01							
Median Gain at High Power	$\vdash$	0	.98	ļ		NA							
	$\vdash$												
	⊢												
Definitions	_												
Good Channels	:		a min. performan	ice value of 15 n\	//rtHz								
Yield	:	# of Good Char	nels / 24										
Filenames	$\perp$												
Noise Measurements	:	QualJFETPost\	/ibeNoise_Summ	ary.pdf									
Notes													
The Base temperature for all performa	ance	characterization	n was 4K										
All Noise Measurements were made v	vith	the inputs shorte	ed to ground										

#### Attachment of HRCR Item # 24 & #25: Mate/Demate & Operation Logs

Date	Time	AIDS	Power	Mate	Demate	Transport	Notes
			1 7.7				11000
11/24		24 4404				:	103-> 158
1/24		-					Prop out
11 126		Ce	11 -				30 to 80°C
11/27		~ ~/					turn heat off (25 hr bakenil)
11/28		-1					158-7 193
11/30		"	X	×			, 5 kg , each board, wim 5, V.
2/多3		244448					install into shake facility
12/7		n -				X	183 -> 144
217	1 1 1						3 axis worm shake (fund out twice
12/7		c				χ	144 -> 183
				:-:			
12/7		244449	17,.	አ			nstall thato are down
218		~	jan j		:		erne mit an cold
219		e/	×				4 hrs, bod 36, noise
12/10		n	<b>X</b>				10 ks, a
12/13		~/	X				la his bod 37 noise
12/14		~	x				3 kg " "
2/14		CI	χ			1	3 hrs, r gah, CMRR
12/14		· · · · ·	X				3 WS, bod 36, gaily CMRR
2/17					Χ	x	183 -> 103
			:	-			
		1					
					<i>y</i>		

#### Attachment of HRCR Item # 24 & #25: Mate/Demate & Operation Logs (continued)

Date	Time	AIDS	Power	Mate	Demate	Transport	Notes
125/04	9 A	244163				×	(03 → 158
0126104		٠/					Pump out, Stort Bakent to 80:
0/28/04	10 A	· · ·				<b>X</b>	158-183
10/29	30	244164	×				.5 hr each board gwim s.
1/1	1030 A					- X	183 -> 144
1/1	-	17					3 axis worm shake
11/2	Afternoon	11/		_	-	-	Transfer to ESD bags
11/4	9:00 am.	244170					Install into Green Dewar
11/4		- (	×			1	.5 hr each board wrm S.V.
11/4				<u></u>		×	183 -> 103 (Mod 14 bad S.V.)
			S 2	· · · · · · · · · · · · · · · · · · ·	:		PFR 284 924
·							
· · · · · · · · · · · · · · · · · · ·			:		·		
							r i
				·		· .	
				:			
	1		7				
		. is	1 <u>1</u>				
			. : .	: .			

#### Attachment of HRCR Items # 24 & # 25: Mate/Demate & Operation Logs (PWB S/N 036)

		6 (50	_) PR	PWR	SPIRE/			)		DE1.				
DATE	TIME	TECH	ON	OFF	JAA	JBB	JCC	JDD	JAA	JBB	JCC	IDD	TRANSFORT	NOTE
-19-04					V	~	V	~	-	000	000	000	THANGI OITI	GND CHASSIS - SAUER ON
23-04		NAN				No. 1								and chases - saver on
-23-0Y		NW	V	V										
-16-04		NAN	1											SOUPCE TEST " GND & CHASSAS of
16-04		NAV	V	V							3-10			Sources TEST 11
-22-04		BOB/NAN			,		V	V	V	~	~	v		DEMATE SAVER INSTALL TO A
23-04		NAN			V	V	V	V			V	V		GND & CHIESES TEST
-23-04		NW	V	V			V	V	V	~	V	V		SOURCE TEST
74-04		MM			V	1	V	V			v	V		CAID JOHNOC
2404		NW	V	V		-	V	V	V	V	U	4		GND & CHASSIS
		1-410												SOURCE TEST
														1
					-		_			-				
			-											
			-					_	_					
				-										
			-					-		-				
-				-										
					L'investion									
			-											Manager and the same of the sa


#### Attachment of HRCR Items # 24 & # 25: Mate/Demate & Operation Logs (PWB S/N 037)

#### OPERATION LOG SHEET -- SPIRE JFET BOARDS MODULE

DEVICE (BRD	) s/n: <u>37</u>	(51	) PR	OJECT:		E "NOT / JFET I			TO DE	SCRIB	E ACTIO	SNC	M	od.	14
DATE	TIME	TECH	PWR	PWR		MA	TE			DEN	IATE				
	· ···viiL	TLOIT	ON	OFF	JAA	JBB	JCC	JDD	JAA	JBB	JCC	JDD	TRANSFORT		NOTE
7-30-4					IV	~	11	,,						CALO	

DATE	TIME	TECH	PWR				TE			DEN	1ATE			
		12011	ON	OFF	JAA	JBB	JCC	JDD	JAA	JBB	JCC	JDD	TRANSFORT	NOTE
1-30-4					V	V	V	V						GND CHASUL - SAUER-ONL
-23-4		NW												and others - "
-23-4		NW	~	~										SOURCE TEST 11
-16-4		NXU												GND & CHASSIS 11
-16-4 -18-4 -18-4 -18-4		NW	V	~										SOURCE TEST "
-18-4		HM									11			GND & CHASSAS "
-18-4		NW NAN NAN	V	V										SOUPCE TEST 11
18-4		NW												AND & CHASSAS II
-18-4		NAN	V	V										Source TEST 4
22-04	8	NW					V	V	V	V	~	V		INSTALL BIM # 14 DEMATE ST
23-04		NAN			V	V	V	V			V	V		and of chases
-23-04		NW	V	V			V	V	V	V	V	V		SOURCE TEST
-24-04		NEW			V	V	~	1			V	1		GND & Crossos
-24-04		NAV	V	V			V	V	V	~				SOURCE TEST
						3							*	
							× 1							
														- H
											e e e e e			
			-											
				1										
	Mary 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1													

#### Attachment of HRCR Item # 26: MICD - JFET Interface Drawing 10209722 (p 1 of 2)



#### Attachment of HRCR Item # 26: MICD - JFET Interface Drawing 10209722 (p 2 of 2)

	12	11	10 9	8	7	*	6	5	4	3	2	1
		JAA JEET DUTPUT 139	JAA' JEET OUTPUT 2A		JCC JFET INPUT 1			JOD JEET SERVICE 1	7 [	JCC' JFET INPU		1
	PIN #		PIN # PIN PURPUSE	PIN \$		2E	PIN		- H	PIN # PIN PU		1
ΙнΙ	1	SIGNAL M+	1 SIGNAL H+'	l	BIAS V+		1	Vss	1 1	1 BIAS V+'		1  ⊩
11	2	SIGNAL N+	2 SIGNAL N+'	2	BIAS V-		2	V+	1 1	2 BIAS V-1		1 I <sup>-</sup> '
	3	SIGNAL P+	3 SIGNAL P+1	3	SIGNAL Y+		3	H+	1	3 SIGNAL Y+'		1
Ш	4	SIGNAL R+	4 SIGNAL R+'	4	SIGNAL W-		4	v-	1 1	4 SIGNAL V-'		1 -
	5	+2 JAMDIZ	5 SIGNAL S+'	5	SIGNAL V+		5	V-	1 [	5 SIGNAL V+'		1
	6	SIGNAL T+	6 SIGNAL T+'	6	SIGNAL T+		6	H+	] [	6 SIGNAL T+'		
	7	SIGNAL U-	7 SIGNAL U-'	7	SIGNAL S-		7	V+	] [	7 SIGNAL S-		]
G	8	SIGNAL V-	B SIGNAL V-	8	SIGNAL P+		8	Vss	] [	8 SIGNAL P+'		] [6
	9	SIGNAL V-	9 SIGNAL W-	9	SIGNAL N-		9	EIAZ GND ZAIE	<b>」</b>	9 SIGNAL N-/		
	10	SIGNAL X-	10 SIGNAL X-'	10	SIGNAL L-		10	Vald	4 F	10 SIGNAL L-		
Н	l1	SIGNAL Y-	11 SIGNAL Y-'	11	SIGNAL K+		11	H-	4 F	11 ZIGNAL K+'		l – – –
	12	SIGNAL Z-	12 STGNAL Z-'	12	SIGNAL I-		12	CHASSIS GNII	- I	12 SIGNAL I-		
	13	FPU GND	14 SIGNAL H-'	13	SIGNAL H+			H-	- H	13 SIGNAL H+		
	14	SIGNAL M-	15 SIGNAL N-'	14	SIGNAL F+			PIAS END	┥╟	14 SIGNAL F+' 13 SIGNAL E-'		_
F	15	SIGNAL P-	16 SIGNAL P-'	16	SIGNAL C+		13	TAILS CHAIR	┨	16 SIGNAL C+		
	17	SIGNAL R-	17 SIGNAL R-'	17	SIGNAL B-			JUDY JEET SERVICE 2	1 -	17 SIGNAL B-		
	18	SIGNAL S-	18 SIGNAL S-'	18	SIGNAL A-		PIN		7 H	18 SIGNAL A-		
Н	19	SIGNAL T-	19 SIGNAL T-'	19	BIAS GND		1	Vss'	7 H	19 BIAS GND'		ł
	20	SIGNAL U+	20 SIGNAL U+'	20	SIGNAL Z+		2	V+	1 h	20 SIGNAL Z+'		1
	21	SIGNAL V+	21 SIGNAL V+	21	SIGNAL X-		3	H+'	7 H	21 SIGNAL X-		1
_	22	SIGNAL W+	22 SIGNAL Y+	22	SIGNAL W+		4	V-/	] h	22 SIGNAL W+'		i  _
E	23	SIGNAL X+	23 SIGNAL X+'	23	SIGNAL U-		5	V-/	] h	23 SIGNAL U-		E
	24	SIGNAL Y+	24 SIGNAL Y+'	24	SIGNAL T-		6	H+'	] h	24 SIGNAL T-		1
		SIGNAL Z+	25 SIGNAL Z+'	25	SIGNAL R+		7	V+/	J	25 SIGNAL R+'		1
▶				26	SIGNAL P-		8	Vss.	<b>」</b>	26 SIGNAL P-		1 🖊
		JES JEET DUTPUT 1A	JEST JEET DUTPUT 20	27	SIGNAL M+		9	BIAS GND	<b>」</b>	27 SIGNAL M+'		1
	PIN #		PIN # PIN PURPUSE	28	SIGNAL L+		10	Valdr	- [	29 SIGNAL L+'		]
_	1	SIGNAL A+	1 SIGNAL A+'	29	SIGNAL J-		11	H-'	- [	29 SIGNAL J-		1 I_
D	2	SIGNAL B+ SIGNAL C+	2 SIGNAL E+'	30	SIGNAL I+		12	CHASSIS GNII'	- [	'+I JANDI2 GE		]
	4	SIGNAL D+	4 SIGNAL II+1	31	SIGNAL G-		13	H-'	- [	21 SIGNAL G-		
	5	SIGNAL E+	5 SIGNAL E+'	32	SIGNAL F-		14	Acyal.	- I	32 SIGNAL F-		]
Н	6	SIGNAL F+	6 SIGNAL F+'	3:3	SIGNAL II+		15	BIRS GAD	┙┟	33 SIGNAL II+'		l – – –
	7	SIGNAL G-	7 SIGNAL 5-1	34	SIGNAL C-				- 1	34 SIGNAL C-		] [2
	6	SIGNAL H-	B SIGNAL H-'	36	SIGNAL A+				- 1	35 SIGNAL A+'		] [5
_	9	SIGNAL I-	9 SIGNAL 1-'	36	SIGNAL Z-					36 SIGNAL Z-/		ļ <u>ģ</u>
C	10	SIGNAL J-	10 SIGNAL J-'	37	SIGNAL Y-				-	37 SIGNAL Y-		242991
	l1	SIGNAL K-	11 SIGNAL K-'	36	SIGNAL X+				-	38 SIGNAL X+		
	12	SIGNAL L-	12 SIGNAL L-'	39	SIGNAL V-					39 SIGNAL V-' 40 SIGNAL U+'		
Н	13	FPU GNO	13 FPU GND'	4D 41	SIGNAL U+				-	4D SIGNAL U+* 41 SIGNAL S+*		F
	14	SIGNAL A-	14 SIGNAL A-'	42	SIGNAL R-					42 SIGNAL R-		
	15	SIGNAL B-	15 SIGNAL B-'	43	SIGNAL N+				-	42 SIGNAL N+'		
ы	16	SIGNAL C-	16 SIGNAL C-'	44	SIGNAL M-				H	44 SIGNAL M-		le le
1	17	SIGNAL D-	17 SIGNAL II-'	45	SIGNAL K-					45 SIGNAL K-		
	18	SIGNAL E-	18 SIGNAL E-'	46	SIGNAL J+				- H	46 SIGNAL J+		
	19	SIGNAL F-	19 SIGNAL F-'	47	SIGNAL H-				- H	47 SIGNAL H-		
Н	20	SIGNAL G+	20 SIGNAL G+'	49	SIGNAL G+				ŀ	4B SIGNAL G+		i l
	21	SIGNAL H+	21 SIGNAL H+'	49	SIGNAL E+				ŀ	49 SIGNAL E+		
1	55	SIGNAL I+	22 SIGNAL 1+'	50	SIGNAL D-				ŀ	50 SIGNAL D-		1   <sub>e</sub>
A	53	SIGNAL J+	23 SIGNAL J+'	51	SIGNAL B+				- 1	51 SIGNAL B+'		
^		SIGNAL K+	24 SIGNAL K+'							-	TE PAR	<del> </del>
	25	SIGNAL L+	25 SIGNAL L+'								A1 238	
	12	11	10 9	8				5		3	FIALE HOME	UNCLASSIFIED   DETR PJ
	12	II II	iu 9			<del></del>		3	4	, s		1

#### **Attachment of HRCR Item #11:**

#### **SPIRE**

**Handling Document** 

Field Effect Transistor (JFET) Module

10209750-1

Prepared by: Kalyani Sukhatme

10 September, 2003

#### **Hardware Handling Guidelines**

**Contamination:** Open shipment suitcase in a FED-STD-209 Class 10,000 clean room (ISO 14644-1 class 7) or better. Handle hardware with gloves.

**ESD**: Handle with grounding straps, ESD-safe gloves and ESD smocks at an ESD-safe workstation. Maintain shorting plugs on the unit whenever ESD is a concern. Refer to attached electrical handling document for other important safety precautions.

Fragile: Do not drop or otherwise shock the hardware including the shipping suitcase and container.

**Humidity Sensitive:** Place hardware in a humidity controlled Class 10,000 clean room. Maintain humidity level at 35%-50% RH typical, for ESD safety.

## SPIRE JFET Electrical Handling Document

1	Int	Introduction	
	1.1	Hardware Description	.1
2	На	andling	.2
3	Po	ower ON Procedure	.2
4	Ele	ectrical Check-out Test: Characteristic Offset Voltage Measurement	.3

#### 1. Introduction

This document provides guidelines for electrical handling for the SPIRE JFET Module.

#### 1.1 Hardware Description

Each JFET module has two sets of 24 JFET channels. The JFET channels are populated on 1.0 micron thick Silicon Nitride membranes which provides thermal isolation. The operating temperature for these JFETs is ~120 K. The process of powering up the JFETs dissipates heat into the membrane resulting in a temperature increase with respect to the base temperature (4K to 10 K). Higher the power dissipation, higher is the temperature of the JFETs.

Each JFET channel consists of a matched pair of FETs (Figure 1.1-1) with a requirement for the offset voltage of less than **15 mV** between the matched pair. [The characteristic offset voltage is the difference between the source voltages  $(V_{sa} \text{ and } V_{sb} \text{ with respect to ground})$  of the two FETs.]




Figure 1.1-1

The Gates of the JFETs are the 'Inputs' of the circuit and the Sources ( $V_{sa}$  and  $V_{sb}$ ) of the JFETs are the outputs, as marked in Figure 1.1-1. Vdd and Vss are the power lines for the circuit.

#### **Handling**

- 1. **The JFET Module is Contamination Sensitive**: Handle the unit with Gloves only in a FED-STD-209 Class 100000 clean room (ISO 14644-1 class 7) or better.
- 2. **The JFET Module is ESD Sensitive**: Please handle with appropriate ESD hardware handling procedures. Handle with grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.
- 3. **The JFET Module is Fragile**: Please do not drop or otherwise shock the unit. Please DO NOT remove the cover of the JFET Module.

#### **Power ON Procedure**

1. The JFET Module should be powered on **WITH the shorting plugs** (JPL Supplied Protection connectors) in place and with the **inputs shorted to ground.** Pins #9 and #15 on the 15-pin MDM connectors on the JFET Module are the bias grounds on the module. These pins should also be shorted to the power supply ground. The unit may be powered up without the shorting plug only when the inputs are connected to the detector system.

Under no circumstances the unit should be powered up without the inputs shorted to ground either via the shorting plug (JPL Supplied) or via the detector system.

- 2. Do not exceed a voltage of +5 V for the Vdd line and -5 V for the Vss line of the JFET Module.
- 3. When removing the shorting plugs from the unit for installation into the instrument, please use standard ESD precautions including grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.

#### **Electrical Check-out Test: Characteristic Offset Voltage Measurement**

- 1) Verify that the gates of the JFET channels (Inputs) are shorted together and grounded.
- 2) Apply the power supply ground to the bias ground pins on the unit (Pins 9 and 15 on the 15-pin MDM connectors)
- 3) Power on the JFET modules with Vdd = +3 V and Vss = -1.5 V
- 4) Verify that the handheld multimeter is in calibration.
- 5) Connect one side of the handheld multimeter to ground (Power supply ground).
- 6) And measure the voltage with respect to ground of each side ( $V_{sa}$  and  $V_{sb}$ ) of each channel.
- 7) Calculate the characteristic offset voltage ( $V_{offset}$ ) for each channel ( $V_{offset} = V_{sa} V_{sb}$ )
- 8) Compare the values for each of the channels with the specific datasheet provided with the unit. The datasheets accompanying the unit also provides the values for the drain and source currents for a similar test performed at JPL.

REFER TO MEASURED SOURCE VOLTAGE DATA FOR ACTUAL HARDWARE. Here is an example of the source voltage values and the drain and the source currents obtained for such a test at room temperature are given in the Table 4-1

T, JFET	rm T		
Vdd	3 V		
Vss	-1.5 V		
ldd	1.564 mA		
lss	1.5686 mA		
Channel #	(V)	DELTA (V)	
1	1.130	0	
1	1.130	U	
2	1.075	0.001	
2	1.074	0.001	
3	0.781	0.001	
	0.780	0.001	
4	1.088	0.005	
	1.093	0.005	
5	0.834	0.001	
	0.833	0.001	
6	1.012	0.003	
0	1.015	0.003	
7	0.785	0.002	
/	0.787	0.002	
8	1.148	0.004	
0	1.144		
9	0.753	0	
9	0.753	U	

_	_	
10	0.693	0.008
	0.701	0.000
11	1.110	0.004
11	1.114	0.004
12	0.758	0.001
	0.759	0.001
13	0.832	0.002
- 10	0.830	0.002
14	1.264	0.001
1.	1.265	0.001
15	1.206	0
	1.206	
16	0.818	0.001
	0.819	0.001
17	0.526	0.005
	0.521	0.000
18	1.423	0
	1.423	Ŭ
19	0.773	0.002
	0.775	0.002
20	0.873	0.004
-	0.877	
21	1.387	0.006
	1.393	
22	1.417	0.003
	1.420	
23	0.887	0.002
	0.889	
24	0.888	0.003
	0.891	

# - END OF Attachment of HRCR Item # 11: JFET Module Handling Document

# END OF HRCR PACKAGE