JPL Hardware Requirements Certification Review – SPIRE Element No. D-32238

Assembly / Subsystem		PE	М			Phone		Section		Date
SPIRE		Ма	rtin	Hern	nan	(818) 354-8	541	385		17 June, 2005
Drawing/ Part No.	Dwg. Rev.	No	men	clatu	ure	Serial No.	Model	Туре	Final IR No.	Mass (Meas. / Req.)
10209750-1	В	JF	ET N	lodu	le	016	FLT-Spare	N/A	926198	273.4 gm / 305 gm
Check applicable answer a explanation in remarks col		Y E S	N O	N A		Remark	S	D	ata Attachments	Signature & Date
1. Are all drawings and spectrum complete, approved, release		x						14. Latest	Fop Assembly drawings	Cognizant Engineer Ster Geng 6/17/05
2. Do the released drawings specifications reflect all appr		х						15. List of op Attached	None	PEM. //lijofnlb-6/17/05
3. Is hardware identical to o delivered? If no, provide diff		x				16. Waivers (RFW request for waiver) ⊠ Attached □ None			QA Engineer Letturner 6-17-05	
I. Does the hardware meet its functional equirements, specifications, waivers, ICDs		X			EIDP attache Also see iter	IDP attached. Iso see item # 8 attachments.			RB I 🛛 None	Environments/Reliability
5. Are all IR and MRB dispo concurred by QA?		х							R on this H/W	Mission Assurance Mgr. A = 1 - 1 - 1 - 1 - 1 - 1 - 1 - 5
6. Is complete as-built list in included in the build book?	formation	х						Attached		Project Office
7. Have all required environ analyses been completed?		X			ETAS attached			Attached		Pames J. Boh 6/14
8. Is all required assembly a subsystem level functional to		X				e Test Data At DP in item # 4.		21. Shortage	None	0
9. Have all piece parts, proc materials been approved by		x							ments Verification Matrix I (See #4, #7, #8))
10. Does this hardware mea contamination control require		x	C Parts, processes contamination correquirements.			on control and		23. Qualifica	I None	
11. Are all shipping contained special handling procedures	ready?	х			See Attache	d Document E	0-26790	Attached		
12. Is additional work requir hardware to flight (flight-spa			x						g Log I (See Item # 24) 🗌 None	
13. Is this hardware accepta	able for flight?	x						26. MICD Attached	I None	

JPL Hardware Requirements Certification Review – SPIRE Element No. D-32238

Page 1 of 33



RAL EIDP Table of Contents Versus JPL HRCR Check List Item Numbers

RAL EIDP Section Number	RAL EIDP Title	JPL HRCR Check List Item Number	Notes
1	Shipping Documents		Shipper and Final IR
2	Transportation, Packing, Handling & Integration Procedures	11	Special Handling Document D-26790
3	Certificate of Conformance / Delivery Review Board MOM		HRCR book is the C of C
4	As Built Configuration Status List	1 & 2	Assembly Drawings
5	List of Waivers	4	RFW (request for waiver) Attached
6	Copies of Waivers	4 & 7	RFW (request for waiver) Attached
7	List of Non-Conformance Reports		See RFW in 4 & 7
8	Copies of Non-Conformance Reports		See RFW in 4 & 7
9	Cleanliness Statement		Final IR QA Inspection
10	Operational Manual		NA
11	Top Level Drawings (inc. Family Tree)	14	Top Assembly Drawing
12	Interface Drawings	26	MICD Drawing
13	Functional, Block & Mechanical Drawings		NA
14	Electrical Circuit Drawings		NA
15	Serialized Components List		In build books – not shipped
16	Mass Properties/ Power Budget	HRCR Check List Page 1	Mass listed in HRCR check list
17	Qualification Status List / Test Matrix	23	Qualification Unit Test Matrix
18	Test Reports	4, 7, 8, 23	
19	Open Work / Deferred Work / Open Tests		NA
20	Calibration Data		NA
21	Historical Record	23	Qualification Unit Test Matrix
22	Manufacturing Logbook(s)		In build books – not shipped
23	Operating Time / Cycle Record	25	
24	Connector Mating Record	24	
25	Age Sensitive Items Record		NA
26	Pressure Vessels – History/Test Record		NA
27	Temporary Installation Record		NA
28	Reference List of EIDPs (Lower level)		NA
29	Other Useful Information		NA

JPL Hardware Requirements Certification Review (HRCR)

Junction Field Effect Transistor (JFET) Flight Module

10209750-1 S/N 016

SPIRE Element Herschel Space Observatory Project

June 17, 2005

Configuration of Module, Boards & Membranes

Module 10209750-1	S/N 16	S/N 16
PWB 10209760-1	S/N 040	S/N 045
Membrane 10209758-1	J6.16.3	J6.17.1

Attachment of HRCR Items #1 Drawing Release Status

ALL ASSEMBLY & PARTS DRAWINGS ARE RELEASED IN PDMS

Released Drawings:

- 10209719-1 assembly built per released Rev. A drawing (studlock)
- **10209722-1** assembly built per released Rev. B drawing (interface drawing)
- 10209750-1 assembly built per released Rev. B drawing (module assy)
- **10209751-1** assembly built per released Rev. B drawing (chassis 1)
- 10209752-1 assembly built per released Rev. A drawing (chassis 2)
- 10209753-1 assembly built per released Rev. A drawing (chassis 3)
- 10209754-1 assembly built per released Rev. C drawing (mount)
- 10209756-1 assembly built per released Rev. B drawing (chassis lid)
- 10209757-1 assembly built per released Rev. A drawing (membrane)
- **10209758-1** assembly built per released Rev. A drawing (membrane assy)

10209759-1,-2,-4 redlined Rev. B drawing (gasket)

- 10209760-1 assembly built per released Rev. C drawing (board assembly)
- **10209761-1** assembly built per released Rev. C drawing (solder connector)
- **10209769-1** assembly built per released Rev. A drawing (stiffener)
- 10209777-1 assembly built per released Rev. B drawing (board)
- 10209858-2 assembly built per released Rev. A drawing (special fastener)
- 10217636-1 assembly built per released Rev. A drawing (clip)

Attachment of HRCR Item #4: EIDP (End Item Data Package)

			EIDP	Coverpage	FOUT	Testing	J	
	Unit Identfication							
	Name	:	JFET PF	M Module				
F	Part #	•		9750-1				
F	S/N	•		16				
	on	•	"0	10				
	Environmemtal Testing							
			Axes		Duration/#			
			Tested	Temp	of Cycle	Requirement	Source	Waiver
L							SSSD,	
⊢	Random Vibration Test		X, Y, Z	Rm T	1 min/axis	X, Y, Z	JFET-DES-07	
L	Link Lovel Cine Mike Test					~ ~ -	SSSD, JFET-DES-07	HR-SP-JPL- RFW-005
⊢	High Level Sine Vibe Test Bakeout		None NA	NA 80 C	NA 24 har	X, Y, Z > 24 HRS	JFE1-DE3-07	RFW-005
⊢				80 C RmT to 80 K	24 hrs 2		D 20540	
	Thermal Cycles		NA	Kill to ob K	2	Minimum 1	D-20549	
	Performance Characteristics	;						
				Specifi	cation		Source	Waiver
	Power needed for <11 bad channels			11 mW fo			SSSD,	HR-SP-JPL-
	(Min Perf.)		6.33 mW	7 mW for	PFM/FS	JFET-TEC	-05, JFET-PER-02	RFW-004
	Power needed for <4 bad channels			11 mW fo			SSSD,	
L	(Design Value)		6.47 mW	7 mW for	PFM/FS	JFET-TEC-	-05, JFET-PER-02	
	Power needed for 100 % Yield per unit		7.33 mW	NA			NA	
F	Median Noise at < 11 bad chs.		7.33 mw 10.19 nV/rtHz	IN/A	` 	6660	JFET-PER-01	
⊢	Median Noise at < 4 bad chs.		10.19 nV/rtHz	<15 nV/rtHz	<7 nV/rtHz			
⊢				Min	Design		JFET-PER-01	
⊢	Median Noise at 100 % Yield. # of Channels over the		7.53 nV/rtHz	Performance	Value	SSSD,	JFET-PER-01 SSSD.	
L	max. offset voltage		o	< 15 mV			BDA-DRCU-27	
F	Common Mode Rejection Ratic		-	sign, as meas	ured in EM4 u	unit	SSSD, BDA-DRCU-11	
F	Board Level Details		,	.				
			Board	SN 040	Boa	rd SN 045		
			(JAA	-JDD)	(JA	A'-JDD')	Source	
	# Channels Tested	:	24		24			
							SSSD,	
	Median Noise at 3.5 mW	:	8.47 n	V/rtHz	7.6	3 nV/rtHz	JFET-PER-01	
	# of good channels at 3.5 mW			95.8%		100%	SSSD,	
	at 3.5 mW Power Needed for	:	23	Yield	24	Yield	JFET-PER-02 SSSD.	
	100 % Yield		3.80 mW		3.53 mW		JFET-PER-02	
	Median Noise at High Power (w/ 100	•	3.50 HW		3.33 mw		SSSD,	
	% Yield)		7.21 n	V/rtHz	7.6	3 nV/rtHz	JFET-PER-01	
	Median Gain at High Power			98		0.98	NA	
	Heater Resistance, 4K Reference							
	value	:	3.17	6 kΩ	3	.77 kΩ	NA	
	Definitions							
	Good Channels	:	Noise less that	n a min. perfori	mance value	of 15 nV/rtHz	-	
	Yield	:	# of Good Cha	nnels / 24				
	Filenames							
	Noise Measurements	:	JFET_Mod16	brd40,45_Nois	e_perf.pdf			
	Source Voltages (RmT, 4K)	:	JFET Module	16, 17 voltage	data, 40,45,4	1,43 040105.pdf		
	Notes							
1)	The Base temperature for all performa	апс	e characterizati	on was 4K				
2)	All Noise Measurements were made v	vith	the inputs shore	rted to ground				
ŕ	Type of membranes:		SN040: 41% C	<u> </u>	SN045- 4294	Overetched		
3)	Type of memoranes.		311040.41760	vereichen	311040: 43%	overeiched		

EIDP Coverpage For JFET Testing


Attachment of HRCR Item #7: RFW (Request For Waiver)

CCLRC Rutherford Appleton Laboratory	REQUEST FO	R WAIVE (RFW/RFI		VIATION			SSURANCE nd Technology ment
		RFV	W/RFD	Number:	HR-S	P-JPL-	RFW-005v1
Spacecraft / Project	Herschel		Origina	tor's Name	Ka	lyani Sukha	tme
System / Experiment / Model	SPIRE		Signatı	ıre / Date			
Sub-System	detectors		Reques (Highlight	st Type t applicable reque		aiver (RFW) Deviation (RFD)
Assembly			Organi				ion Laboratory
Sub-Assembly			_Ref. Do	c. / Drwg No.	-	SPIRE-JPL	-PRJ-000456
Item .			Referen	nces			
Serial No.							
RFW/RFD Title	BDA and JFET mo	dule sine te	st deletio	on			
	End Item	s(s) Affecte	<u> </u>	are, Software)		
Name			CI-Nur	nber			del(s)
Bolometric Detector Assen JFET Modules	nblies					M, PFM, F M, PFM, F	
	Requirem	ent / Interfa	ce Docu	nents Affecte	d		
Specification/Drawin		Number		Issue	Date		. Paragraph
BDA-SSSD (SPIRE-JPL-P 000456)	RJ-			3.2	Jan 7, 2003	BDA-DES 07	3-10, JFET-DES-
	Need for RF	W/RFD and	Rational	tentially) Affe	ince		
The hardware has to be of purpose of the test. The lisince the cold vibration for resources (cost and sche Up issue RFW to 5v1 with There is no Requirement test are required.	high level sine vibra acility is not structu adule) for developing n this note added	tion test cor rally capabl g a new set-	nfiguration e of with up is not previoust	on will put the standing the i feasible at th y Qualified un	e hardwar high leve nis time.	e and the p ls. Obtainir	oersonnel at risk ng additional
Engineering:	REF SPIRE -						20 December 04
Product Assurance:	RAL-MOM- 002250			500 (pm -	Eric Clar Date: 20 08:57:49	04.12.22	20 December 04
CCB-Chairman:							
Principle Investigator							
Product Assurance:							
Co-Investigator							
Prime Contractor							
ESA Project Office							

Attachment of HRCR Item #7: ETAS (Environmental Test Summary)

JPL E	VIRONMENTAL TE	ST AUTHORIZA	TION AND SUMMAR	RY (ETAS)
and the second	AUTHOR	ZATION SECTION	N Contraction	
PROJECT			LOG NO.	
Herschel			HS040	
"YSTEM/ASSEMBLY TITLE				DATE ISSUED
JFET Modules S/N 16,17				4/12/05
REFERENCE DESIGNATION NUMBER	PART NO. (IF MULTIPLE, AT	TTACH LIST)	REV.	SERIAL NO.
	10209750-1			016,017
HARDWARE TYPE			PRE-ENVIRONMENTAL INSPEC	TION REPORT NUMBER (ATTACH IR)
EM QUAL FLIGHT	FLIGHT SPARE	OTHER		
WIRING HARNESS		PART NO.	REV.	SERIAL NO.
	EM SE		TYPE OF TEST	
TEST DESCRIPTION (CHECK ALL APPLICABLE)	ACOUSTIC ENC	OTHER		FLIGHT ACCEPTANCE
THERMAL VAC.	THERMAL ATMOSPHERE	DEDCODINED ON THIS UN	And and a second s	REFEST
		ENTER PROJ. DOC. NO.		
YES IN O (IF NO, ATTA HAS THE UNIT PASSED ALL PRE-ENVIRONMENT)	CH EXCEPTIONS LIST)	2.112111100.000.NO.		
	CH EXCEPTIONS LIST)	BRIEF EXPLANATION		
HAVE ALL DESIGN ANALYSES BEEN COMPLETED				
	CH EXCEPTIONS LIST)	BRIEF EXPLANATION		
IS THE TEST ARTICLE IDENTICAL TO OTHER FLIC				· · · · · · · · · · · · · · · · · · ·
	CH EXCEPTIONS LIST)	BRIEF EXPLANATION		
ARE ALL PERS AGAINST THIS UNIT CLOSED?				
	CH EXCEPTIONS LIST)	BRIEF EXPLANATION		
HAVE ALL WAIVERS AND ECRS BEEN APPROVED				
	CH EXCEPTIONS LIST)	BRIEF EXPLANATION		
TEST AGENCY (IF MULTIPLE, ATTACH SUMMARY JPL Building 144 SERIAL NUMBERS ACTUALLY TESTED 016 / 017	CONTRACTOR AND A DESCRIPTION OF A DESCRI		a the second	QUIREMENTS ENG DATE
	TEST	DESCRIPTION		
VIBRATION ACOUSTIC		THERMAL VA		TMOSPHERE OTHER
AXES: X Y Z	AXES: X Y			
		<77K		
RANDOM VIBRATION	SHOCKS/AXIS:	NO OF CYCLES: 2		
EMC COND. SUSC.	COND. EMIS.	ISOLATION	TEMP. LEVEL ("c) AND ACCUMU	LATED DURATION (HRS.)
			HOT:°C,	_h COLD:°c,h
ESD RAD. SUSC.	RAD. EMIS.	MAGNETICS	HOT:°c,	h COLD:°c,h
WERE THERE ANY PERS GENERATED DURING EN	VIPONMENTAL TESTS?	LIST PFR NOS. / B	RIEF EXPLANATION	
YES NO (IF NO, ATTAK	H EXCEPTIONS LIST)			
ARE THE POST ENVIRONMENTAL DAMAGE INSPE		LIST PFR NOS. / B	RIEF EXPLANATION	
KAYES IN NO (IF YES, ATTA	CH A COPY OF THE INSPECTION			
7 REPORTS.	IF NO, ATTACH EXPLANATION)			
WERE ALL PLANNED TESTS/LEVELS/DURATIONS	ACHIEVED?	LIST PFR NOS. / B	RIEF EXPLANATION	
YES IN NO (IF NO, ATTAC	H EXCEPTIONS LIST)			
TESTS HAVE NOT BEEN SUCCESSFULLY COL COGNIZANT ENGINEER	IPLETED. SEE THE ATTACHED SU DATE TECHNICAL MGR/INST		HAT NEED TO BE TAKEN. DATE ENVIRONMENTAL REI	QUIREMENTS ENG. DATE
VRDWARE HAS SUCCESSFULLY COMPLETE	D THE ENVIRONMENTAL TESTS	ISTED ON THIS FORM OR	REMAINING ACTIONS HAVE BEEN	TAKEN, INCLUDING RETEST.
- VIZANT ENGINEER	DATE TECHNICAL MGR/INST			
Alfen 6/14	105 Martin H	6/16	105 XXX/6	PAGE 1 JPL 2683 R 1/98 FF

Attachment of HRCR Item #7: ETAS (Environmental Test Summary)



Attachment of HRCR Item #7: ETAS (Environmental Test Summary)

			the second s	TAL TEST SUM	A REAL PROPERTY AND A REAL PROPERTY OF A REAL		
HARDWARE	S/N	ETAS	TEST ENVIRONMENT LEVELS & DURATION	DATE TEST PERFORMED	TEST AGENCY	PASS/ FAIL	COMMENTS
PIRE JFET (10209750-1)	016,01 7	HSO40	X, Y, and Z 1 minute Random Vibe Frequency Spec [Hz] [g^2.Hz] 20 0.01 100 0.05 300 0.05 499 0.0214 500 0.0214 2000 0.00214 Each axis1/4 g sine sweep 20-2000 Hz each axis 2-3 vaccuum thermal cycles. <10E-5 mbar, <70K				

Attachment of HRCR Item # 8: Test Data - Source Voltage Data

JFET SOURCE VOLTAGE MEASUREMENT Post bake, Post-vibe, SN10,17

			FUSI Dake,	, obt tibe,														
			pwr1 1,2A		pwr2 3,4A		рwr3 1,2 В		pwr4 3,4B		pwr1 1,2A		pwr2 3,4A		pwr3 1,2 B		pwr4 3,4B	
Date			5/24/		5/24/2		5/24/		5/24/2		5/31/		5/31/2		5/31/			2005
T, plate		_	4K		4K		4K		4K		Rn		Rm		Rn		Rn	
Vdd			4K		4K 3		4K	1	4K 3	1	Rn 3		Rm		Rn		Rn	
Vaa Vss			-1		1.		-1	5	-1.	5	-1		-1.	5	-1		-1	-
Vdd'			2,748		2.779	·	2.676	.0	2.762		2.721		2.748		2.651		2.736	
Vss'			-1.245		-1.277		-1.174		-1.26		-1.218		-1.246		-1.148		-1.233	
ldd			0.96		0.84		1.24		0.91		1.08		0.95		1.3		0.9	
SS			0.96		0.84		1.24		0.91		1.0		94			207	0.9	
SN			4	0	4	2	4	1	43	3	4	U	48)	4	1	4	3
Channel #				DELTA		DELTA		DELTA		DELTA		DELTA		DELTA		DELTA		DELTA
	а		0.701	0.002	0.860	0.001	0.276	0.003	0.775	0.005	0.987	0.003	1.158	0	0.553	0	1.057	0.005
1	b		0.703	0.002	0.859	0.001	0.273	0.003	0.780	CUU.U	0.990	0.003	1.158	U	0.553	U	1.062	0.005
2	a		0.716	0.002	0.147	0.006	0.734	0.007	0.699	0.004	1.005	0.001	0.468	0.006	0.997	0.006	0.983	0.002
	b a		0.718		0.141		0.727		0.703		1.004		0.462		0.991		0.985	
3	a b		0.874	0.006	0.138	0.005	0.007	0.004	0.809	0.005	1.160	0.005	0.461	0.001	0.965	0.004	1.090	0.008
4	a		0.697	0.000	0.356	0.000	0.678		0.771	0.004	0.987	0.004	0.670	0.004	0.946	0.000	1.055	0.000
'	b		0.699	0.002	0.354	0.002	0.678	0	0.772	0.001	0.986	0.001	0.666	0.004	0.944	0.002	1.057	0.002
5	a		0.841	0.001	0.912	0.004	0.683	0.002	0.662	0	1.123	0.002	1.213	0.003	0.965	0.004	0.947	0
	b a		0.842		0.908		0.685		0.662		1.125		1.210		0.969		0.947	
6	a b		0.789	0.003	0.589	0.005	0.728	0.001	0.730	0.004	1.070	0.002	0.889	0.005	0.993	0	1.024	0.003
7	a		0.889	0.009	0.913	0.004	0.753	0.003	0.773	0.002	1.171	0.000	1.216	0.002	1.014	0.002	1.070	0
7	b		0.880	0.009	0.917	0.004	0.756	0.003	0.771	0.002	1.162	0.009	1.219	0.003	1.016	0.002	1.070	U
8	a		0.708	0.002	0.919	0.002	0.770	0.003	0.685	0.004	0.998	0.002	1.216	0.002	1.031	0.002	0.972	0.004
	b a		0.710		0.917		0.773		0.689		1.000		1.214		1.033		0.976	
9	a b		0.751	0.007	1.074	0.001	0.763	0.002	0.647	0.007	1.038	0.005	1.370	0	1.029	0.003	0.934	0.006
10	a		0.698	0.002	0.118	0.002	0.843	0.002	0.723	0	0.992	0.001	0.456	0.003	1.109	0.001	1.011	0
10	b		0.700	0.002	0.116	0.002	0.845	0.002	0.723	U	0.993	0.001	0.453	0.005	1.110	0.001	1.011	
11	a		0.710	0.002	0.906	0.002	0.668	0.001	0.693	0.002	1.005	0	1.214	0.002	0.945	0	0.993	0.003
	b		0.712		0.908		0.667		0.691		1.005		1.216		0.945		0.990	
12	a b		0.702	0.002	0.909	0.001	0.742	0.003	1.102	0.006	0.995	0.003	1.225	0.001	1.013	0.003	1.435	0.006
13	a		0.715	0.001	0.227	0.008	0.448	0.013	0.288	0.01	1.013	0.002	0.559	0.006	0.731	0.014	0.597	0.011
13	b		0.716	0.001	0.235	0.000	0.461	0.015	0.278	0.01	1.015	0.002	0.565	0.000	0.745	0.014	0.586	0.011
14	a		0.661	0.003	1.108	0.004	0.625	0.005	0.696	0.004	0.962	0.003	1.410	0.001	0.899	0.007	1.002	0.008
	b a		0.664		1.104		0.620		0.700		0.905		1.409		0.892		1.008	
15	b		0.679	0.002	0.371	0.009	0.691	0.004	0.720	0.002	0.975	0	0.692	0.009	0.963	0.001	1.009	0.002
16	a		0.708	0.003	0.156	0.005	0.711	0.002	0.654	0.003	1.003	0.002	0.484	0.004	0.976	o	0.947	0.002
10	b		0.705	0.003	0.151	0.000	0.709	0.002	0.651	0.003	1.001	0.002	0.480	0.004	0.976		0.945	0.002
17	a		0.739	0.002	0.250	0.008	0.711	0.001	0.678	0.002	1.029	0.002	0.573	0.008	0.980	0.002	0.969	0.002
L	b a		0.737		0.258		0.710		0.680		1.027		0.581		0.982		0.971	
18	b		0.685	0.004	0.533	0.006	0.728	0.004	0.802	0.001	0.988	0.001	0.844	0.005	1.001	0.004	1.088	0.002
19	a		0.691	0	1.008	0.001	0.695	0.003	0.724	0.005	0.982	0.001	1.326	0	0.963	0.002	1.008	0.005
15	b		0.691	0	1.009	0.001	0.692	0.005	0.729	0.005	0.981	0.001		U	0.961	0.002	1.013	0.000
20	a		0.659	0.003	0.360	0.001	0.728	0.003	0.710	0.004	0.963	0.002	0.691	0.004	0.992	0.003	1.011	0.002
	b a		0.656		0.359		0.731		0.714		0.961		0.695		0.995		1.013 0.968	
21	b		0.000	0.003	0.344	0.007	1.008	0.003	0.698	0.001	0.992	0.001	0.653	0.007	1.230	0.004	0.989	0.001
22	a		0.687	0.001	0.237	0.011	0.737	0.001	0.726	0.003	0.977	o	0.557	0.01	1.003	n	1.009	0.002
<u>"</u>	b		0.688	0.001	0.248	0.011	0.738	0.001	0.729	0.005	0.977	0	0.567	0.01	1.003		1.011	0.002
23	a		0.727	0	0.296	0.006	0.696	0.001	0.787	0.002	1.013	0.001	0.614	0.004	0.962	0.002	1.068	0.002
	b a		0.727		0.290		0.695		0.785		0.966		0.010		1.044	-	1.066	
24	b		0.679	0.003	0.430	0.005	0.788	0.003	0.677	0.003	0.968	0.002	0.753	0.003	1.047	0.003	0.963	0.005
25	a			o		0		0		0		0		0		o		0
	b							-		-								
26	a b			0		0		0		0		0		0		0		0
<u> </u>	a						\vdash				\vdash		\vdash					
27	b			0		0		0		0		0		0		0		0
28	a			o		0		0		0		0		0		0		0
	b																	
29	a b			0		0		0		0		0		0		0		0
	b a											-						
30	b			0		0		0		0		0		0		0		0
													· · ·					

	Pwr11	Pwr10	Pwr2	Pwr1	Pwr9	Pwr8	Pwr5	Pwr4	Pwr7	Pwr5b	Pwr3
Vdd (V)	2.8	2.8		2.8	2.8	2.8	2.8	2.8	2.8		
Vss (V)	-1.54	-1.52	-1.5	-1.45	-1.4	-1.38	-1.36	-1.34	-1.32		-1.2
Vdd' (V)	2.535	2.537	2.54	2.545	2.551	2.554	2.556	2.558	2.561	2.563	2.575
Vss' (V)	-1.281	-1.264	-1.246	-1.202	-1.158	-1.141	-1.123	-1.105	-1.087	-1.07	-0.982
ldd (mA)	1.0144	1.0053	0.9963	0.9735	0.9511	0.9419	0.9324	0.9232	0.9141	0.905	0.8592
Iss (mA)	0.9793	0.9703	0.9613	0.9387	0.9163	0.9072	0.8977	0.8886	0.8795		0.8249
I (mA)	0.99685	0.9878	0.9788	0.9561	0.9337	0.92455	0.91505	0.9059	0.8968		0.84205
P (mW)	3.8039796	3.7546278	3.7057368	3.5825067	3.4630933	3.41621225	3.36646895	3.3183117	3.2715264	3.2250141	2.99517185
	-12	-12	-12	-12	-12	-12	-12	-12	-12		-12
Channel Num		Vn @150 Hz	Vn @150 Hz				Vn @150 Hz		Vn @150 Hz	Vn @150 Hz	Vn @150 Hz
Channel: 1	8.55	6.68	6.48	8.93	9.22	9.90	10.71	12.58	14.61	16.49	18.05
Channel: 2	6.63	6.44	6.92	8.28	6.73	7.41	8.63	8.54	8.95		
Channel: 3	8.78	7.35	7.70	7.17	6.99	7.30	7.70	6.71	7.49		7.53
Channel: 4	6.44	6.78		5.83	6.25	5.75	5.65	7.10	5.54		7.47
Channel: 5	6.38	6.82	8.11	8.57	8.93	8.76	10.07	10.54	11.12		13.75
Channel: 6	9.46	8.37	9.37	11.64	14.53	15.87	22.30	22.46	26.07	27.41	44.91
Channel: 7	8.67	9.12	9.06	8.05	7.73	8.44	7.15	8.71	8.06		10.20
Channel: 8	8.30	7.66	9.40	10.39	14.17	14.49	16.14	22.84	21.21	28.27	26.77
Channel: 9	6.74	5.83	6.03	6.82	6.58	7.78	7.92	9.20	8.10		11.00
Channel: 10	6.41	6.32	6.24	5.86	5.56	6.03	5.74	8.54	7.12		10.13
Channel: 11	6.51	6.41	6.61	7.13	6.19	6.08	6.96	5.93	6.67	8.31	7.43
Channel: 12	7.11	7.22	8.43	10.00	10.43	12.39	12.00	15.98	16.85	19.51	39.82
Channel: 13	6.75	6.64	7.80	7.06	7.95	9.36	11.39	11.60	12.25		35.83
Channel: 14	10.25	11.89		12.23	9.84	11.04	11.72	8.64	12.29		13.98
Channel: 15	6.58	10.02	8.24	8.97	8.02	9.26	10.55	8.96	10.15		9.38
Channel: 16	8.34	6.83	7.61	7.86	10.09	8.95	10.22	10.67	9.94		16.13
Channel: 17	8.21	8.15		6.11	6.65	9.46	7.30	8.22	7.53		7.64
Channel: 18	7.30	9.95	7.15	8.24	10.38	7.92	10.79	10.65	10.23		15.87
Channel: 19	12.69	15.71	12.77	15.82	13.68	16.06	14.95	14.60	16.86	14.37	15.33
Channel: 20	7.93	8.26	7.91	8.71	9.79	8.70	11.28	14.59	15.18	17.57	37.20
Channel: 21	6.68	5.55	7.36	8.01	7.80	8.88	8.50	9.16	9.90		11.16
Channel: 22	14.44	14.30		16.43	15.26	14.84	14.77	19.81	19.90	21.77	24.09
Channel: 23	6.04	8.48	5.92	7.64	6.00	7.00	6.41	7.64	6.52		7.15
Channel: 24	6.23	8.99		8.28	9.29	9.56	10.08	10.06	10.60		12.56
Median Overall Mean	7.21	7.50		8.26	8.47 9.08	8.91	10.15	9.63	10.19		13.75
Good Mean	7.98 7.98	8.32 8.00	8.24 7.82	8.92 8.26	9.08	9.63 9.06	10.37 9.57	11.41 9.63	11.80 9.28		17.38 10.22
MP Regd	7.90	0.00	1.02	0.20	0.02	9.06	9.57	9.63	9.20	10.57	10.22
Yield	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
# Good Ch.	0.00	0.00		0.00	0.00	0.00	0.00	0.00	0.00		0.00
# Bad Ch.	24	24	24	24	24	24	24	24	24		24
# Dau CII.	24	24	24	24	24	24	24	24	24	24	24

Attachment of HRCR Item # 8: Noise Test Data

JFET_Mod16_brd40_Noise_perf.xls


Attachment of HRCR	Item # 8:	Test Data -	Source	Voltage & Noise

	Pwr9	Pwr2	Pwr3	Pwr1	Pwr5	Pwr5b	Pwr7	Pwr4	Pwr8
Vdd (V)	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.8	2.8
Vss (V)	-1.7	-1.6	-1.55	-1.5	-1.45	-1.42	-1.41	-1.4	-1.3
Vdď (V)	2.551	2.562	2.568	2.573	2.579	2.582	2.583	2.585	2.596
Vss' (V)	-1.455	-1.367	-1.322	-1.278	-1.233	-1.207	-1.198	-1.189	-1.1
Idd (mA)	0.954	0.911	0.8891	0.8675	0.8458	0.8329	0.8287	0.8243	0.7806
Iss (mA)	0.927	0.8843	0.8624	0.841	0.8193	0.8065	0.8024	0.798	0.7545
I (mA)	0.9405	0.89765	0.87575	0.85425	0.83255	0.8197	0.81555	0.81115	0.76755
P (mW)	3.767643	3.52686685	3.4066675	3.28971675	3.1736806	3.1058433	3.08359455	3.0612801	2.8368648
	-8	-6	-6	-12 (ch 14 is -6)		-6	-6	-6	-8
Channel Num	Vn @150 Hz		Vn @150 Hz		Vn @150 Hz			Vn @150 Hz	Vn @150 Hz
Channel: 1	8.49	8.39	11.04	12.87	13.97	14.65	12.30	14.35	
Channel: 2	7.00	7.86	9.60	7.48	7.23	7.07	7.16	8.59	8.06
Channel: 3	9.09	7.64	13.36	9.32	10.66	10.93	11.64	13.67	14.16
Channel: 4	8.12	7.43	7.34	7.18	5.09	8.97	7.16	9.16	8.71
Channel: 5	7.77	6.96	6.56	6.59	9.27	7.70	7.22	8.26	11.39
Channel: 6	6.63	12.06	6.94	7.44	8.26	7.49	7.53	6.89	10.28
Channel: 7	7.61	12.34	19.17	22.24	31.56	32.36	43.02	37.50	50.77
Channel: 8	6.31	6.78	6.92	7.18	8.90	7.55	6.49	6.61	7.25
Channel: 9	7.70	10.01	11.30	14.15	16.92	14.89	15.64	17.31	14.41
Channel: 10	7.04	6.83	8.70	6.92	8.35	9.73	8.78	7.36	11.34
Channel: 11	6.43	6.22	7.54	8.48	9.93	9.95	13.50	9.85	9.73
Channel: 12	7.56	9.77	11.98	12.10	12.16	13.46	15.69	10.72	11.34
Channel: 13	6.74	6.29	9.78	8.68	5.91	8.22	12.71	9.02	9.45
Channel: 14	7.94	11.16	14.35	17.03	19.00	19.89	26.02	22.80	19.60
Channel: 15	9.74	7.62	7.71	6.51	8.78	9.23	11.19	7.18	11.49
Channel: 16	6.91	7.79	8.83	6.87	7.37	8.21	7.55	8.55	9.75
Channel: 17	8.29	6.94	6.01	6.70	7.91	7.58	9.59	10.94	15.45
Channel: 18	11.78	6.33	10.65	9.13	8.55	11.21	12.38	11.56	
Channel: 19	7.22	7.06	6.82	8.18	7.62	11.73	11.89	12.75	
Channel: 20	9.01	6.95	7.75	10.31	9.08	11.92	15.24	15.63	24.03
Channel: 21	9.01	7.22	7.51	7.60	9.00	6.59	8.32	6.90	7.72
Channel: 22	6.90	8.61	9.25	12.36	11.92	13.54	16.18	16.34	21.77
Channel: 23	8.58	8.32	14.86	8.58	10.90	12.20	11.91	11.61	12.82
Channel: 24	7.88	9.63	9.20	9.16	11.10	9.47	12.57	9.65	7.81
Median	7.74	7.63	9.02	8.53	9.04	9.84	11.90	10.28	11.44
Overall Mean	7.91	8.18	9.72	9.71	10.81	11.44	12.99	12.22	
Good Mean	7.91	8.18	9.30	8.81	9.14	10.10	9.99	9.66	10.55
MP Reqd Yield	1.00	1.00	0.96	0.92	15 0.88		0.75	0.79	0.71
# Good Ch.	24	24	23	22	21		18	19	
# Bad Ch.	0	0	1	2	3		6	5	

JFET_Mod16_brd45_Noise_perf.xls


Attachment of HRCR Item # 9: SPIRE MIUL Cover Page

MIUL = Material Identification & Utilization List Declared Materials List's and Processes List are not included in this HRCR



Attachment of HRCR Item # 11:

See End of This HRCR Package for "JFET Module Handling Document"



Attachment of HRCR Item # 23: Qualification Compliance Test

Qualification Model JFET Module

			P Coverpage	FUI JEET TE	sung		
Unit Identification							
Name	:	JFET Q	M Module				
Part #	:	1020	9750-1				
S/N	:		001				
	_						
Environmental Testing	_						L
		Axes		Duration/# of		_	
		Tested	Temperature	Cycle	Requirement	Source	Waiver
						SSSD,	
Random Vibration Test	-	X, Y, Z	10D K	2 min/axis	X, Y, Z	JFET-DES-07	
						SSSD,	HR-SP-JP
High Level Sine Vibe Test	+	None	NIA	NA	X, Y, Z	JFET-DES-07	RFW_005
Bakeout	<u> </u>	NA	BOC	72 Hours	80C, 72 Hrs	D-20549	
Thermal Cycles		NA	RmT to 80 K	27	Minimum 15	D-20549	
Performance Characteristics	;						
	T		Specif	ication		eurc e	Waiver
	\vdash						
Power needed for <11 bad	1			or CQM,		SSD,	RFW in
channels (Min Perf.)		9.1 mW		PFM/FS		5, JFET-PER-02	process
Power needed for <4 bad		10.0 - 10		or CQM,	1	SSD,	
channels (Design Value)	\vdash	10.8 mW	/mWifor	PFM/FS	JFE(-TEC-D	5, JFET-PER-02	
Power needed for 100 % Yield per unit	1	10 E - W					
	⊢	13.5 m₩		A		NA	
Median Noise at < 11 bad chs.	+	7.13 nWrtHz				FET-PER-01	
Median Noise at < 4 bad chs.		6.1 nV/rtHz	Min	<7 nV/rtHz		FET-PER-01	
Median Noise at 100 % Yield.		6.97 nV/rtHz	Performance		SSSD, J	FET-PER-01	
# of Channels over the		_	< 15 mV for C0			SSSD,	
max. offset voltage		a	< 15 mV for PF	M/FS		BDA-DRCU-27	L
						SSSD,	
Common Mode Rejection Ratio		< -60 dB by d	esign, as measi	ured in EM4 un	rt	BDA-DRCU-11	
Board Level Detail	_						
			SN 001			Source	
# Channels Tested	:	24					
						SSSD,	
Median Noise at 3.5 mW	:	18 n	WrtHz			JFET-PER-D1	
# of good channels		_				SSSD,	
at 3.5 mW	:	7	29% Yield			JFET-PER-02	+
Power Needed for						SSSD,	
100 % Yield Madian Maiss at Link Dawas (w/	:	6.75 mW			ļ	JFET-PER-02	
Median Noise at High Power (w/ 160 % Yield)		8.07	nV/rtHz			SSSD, JFET-PER-D1	
Median Gain at High Power	\vdash					JFET-PER-D1	+
mesian samatrign Forrer	\vdash	- ^{- 0}	.98			niA	+
	\vdash	ļ					
	-						
Definitions	1						
Good Channels	:		a min. performan	nce value of 15 n	#rtHz		
Yield	:	# of Good Char	nnels / 24			1	
Filenames							
Noise Measurements	:	QualJFETPost	VibeNoise_Summ	ary.pdf			
Notes							
The Base temperature for all performa	ince	e characterizatio	n was 4K				
All Noise Measurements were made v	with	the inputs shorte	ed to ground				

EIDP Coverpage For JFET Testing

Attachment of HRCR Item # 24 & #25: Mate/Demate & Operation Logs

Hardware ID	Hardware ID JFET SN 16,17								
Date	Time	AIDS	Power	Mate	Demate	Transport	Notes		
1-Apr	8:00 AM	245138				х	103 -> 183		
1-Apr	9:00 AM	245138		х			Mate All Connectors		
1-Apr	10:00 AM	245138					Measure all resistances		
1-Apr	1:00 PM	245138	х				30 min each board, warm S.V. test (green dewar)		
12-Apr	8:00 AM	245138					Assemble into CSF		
13-Apr	7:30 AM	245138			х		Remove all shorting connectors, close out CSF		
15-Apr	8:00 AM	245138				х	183->144		
15-Apr	9:00 AM	245138					Pump out		
15-Apr	9:30 AM	245138					Run 3-axis warm shake		
15-Apr	2:00 PM	245138				х	144->183		
16-Apr	8:00 AM	245138		х			Install shorting connectors		
16-Apr	9:00 AM	245138				х	Remove JFETs from CSF		
18-Apr	9:00 AM	245138		х			Install into blue dewar		
18-Apr	10:00 AM	245138	х				Take source voltage measurements		
18-Apr	11:00 AM	245138			х		Remove from blue dewar, store in flight cabinet		
20-May	8:00 AM	245396		х			Install into green dewar		
20-May	9:00 AM	245396					Pump out		
20-May	10:00 AM	245396	х				30 min each board, warm S.V. test (green dewar)		
23-May	1:00 PM	245396					Transfer LN2		
23-May	8:00 PM	245396					Transfer Helium		
24-May	8:00 AM	245396	х				30 min each board, cold S.V. test (green dewar)		
24-May	10:00 AM	245396	х				8 hours, board 40 noise		
24-May	6:00 PM	245396	х				3 hours, board 45 noise		
25-May	8:00 AM	245396	х				6 hours, board 45 noise		
25-May	2:00 PM	245396	х				6 hours, board 41 noise		
26-May	8:00 AM	245396	х				10 hours, board 43 noise		
27-May	8:00 AM	245396					warm dewar		
31-May	8:00 AM	245396					pump out		
31-May	9:00 AM	245396	х				30 min each board, warm S.V. test (green dewar)		
31-May	1:00 PM	245396					cool dewar		
1-Jun	8:00 AM	245396	х				30 min each board, cold S.V. test (green dewar)		
2-Jun	10:00 AM	245396	х				2 hours, board 40, gain and CMRR		
2-Jun	12:00 PM	245396	х				2 hours, baord 45, gain and CMRR		
2-Jun	2:00 PM	245396	х				2 hours, board 41, gain and CMRR		
2-Jun	4:00 PM	245396	х				2 hours, board 43, gain and CMRR		
3-Jun	8:00 AM	245396	х				8 hours, board 43 noise		
3-Jun	6:00 PM	245396					warm dewar		
6-Jun	8:00 AM	245396	х				30 min each board, warm S.V. test (green dewar)		
6-Jun	1:00 PM	245396			х	х	Demate, Transport 183->103		

Attachment of HRCR Item # 24 & #25: Mate/Demate & Operation Logs (continued)

OPERATION LOG SHEET -- SPIRE JFET BOARDS MODULE

DATE TIM		TECH	TECH	TECH	TECH	PWR	PWR	MATE				DEMATE					NOTE
10000000000			ON	OFF	JAA	JBB	JCC	JDD	JAA	JBB	JCC	JDD	TRANSFORT				
1-01-04	9:30AM	103199			V	٢	V	V	1	-	-	-		SAVERS INSTALLED			
1-18-04		003199			-	1	-	-	+	-	-	-		AND & OTASOIS. 11			
1-16-04	9:50 AM	103199			-	1	-	-	-	-	-	-		GOV DE CHARESTS 11			
2-16-04	9:30 Apr/	(03199	V	V	-	1	-	-	1	4	-	-		SOURCE TEST 11			
2-9-05		103199			-		-	-		-	-	-		4ND & CHASSIS			
2-9-05		103199	V	V	-	-	-	-	-	-	-	-		SOURCE TEST "			
3-21-05	10:00 MM	103199			V	V	V	V			V	V		GND & CHASSEY +			
3-21-05		103199.	V	V	•		V	V	V	V				SOURCE TEST			
3/23/05		103199			V	V	4	L			~	~		GND & CHASSY			
3/23/25		103199	V	V			V	V	2	~				SOURCE TEST			
3/38/05	Ree	1031998			V	V	V	V			r	V		GND & CHASSY			
3/28/05		ST.	V	V		1.50	V	V	V	V				SOUPCE			
6-17-01		NW	V	~	V	1	~	1					St	PT RE SOURCE 1			
								_									
-																	
19														1			
													-				

NOTE: CONNECTOR ARE RE-USER. FROM ASAM \$ 10209761-1 5/10 031, MOSJ 240881, 18# 923860 NON 1-25-05

Attachment of HRCR Items # 24 & # 25: Mate/Demate & Operation Logs


OPERATION LOG SHEET -- SPIRE JFET BOARDS MODULE

DATE	TIME	5 (59	PWR	PWR		MA				DEM	ATE			NOTE
DATE	TIME	TECH	ON	OFF	JAA		JCC	JDD	JAA	JBB		JDD	TRANSFORT	NOTE
1/4/04		NAN,			1	1	V	V	1	1	-	-		GND & OHASSES -SAVERON,
112/05		NON)	1	1	1	-	1	-	-		GND & CHASSIS - SAVER ON
-27-05		NAN			1	1	1	1	-	I	1	-		GNP & CHASSIS - "
27-05		NAN	V	V	-	-	1	1	-	1	-	-		SOURCE TEST
-23-05		NN			1	-	r	1	-	١	1	-		GNP & CHASENS
-23-05		NOW	V	~	1	1	1	1	-	1	-	+		SOURCE TEST
-21-05		Ngn			-	1	1	1		t	1	1		END & CHAESES
21-05		NKN	V	V	1	1	1	Ĩ	-	1	1	-		SOURCE TEST
-23-05		NON			V	Y	~	1		*	1	r		GND / CHASSIS
- 23-05		NIN	~	V	-	-	V	V	-	4	1	V		SOURCE TEST
-28-05		ST			V	V	Y	Y	Y	Y	r	r		GND & CHASEIS
- 28-OT		ST	V	~	-	-	V	V	-	-	r	-	1	SOURCE TEST
-17-05		NW	V	1	V	V	V	V			1			GOURCE TEST SAVED
	1													
								-					1.1.2	
											4			
	S											1		
-												1		
												1 - 6		
		1.1.1												
				-							-			
						-								
						-		-			-	-		

USE THE "NOTE" COLUMN TO DESCRIBE ACTIONS

NOTE: CONNECTORS ARE RE-USED FROM ASSY 10207961-1 S/N:028 MDJA 24878 182923892

Attachment of HRCR Item # 26: MICD - JFET Interface Drawing 10209722 (p 1 of 2)



Attachment of HRCR Item # 26: MICD - JFET Interface Drawing 10209722 (p 2 of 2)

	11	10	9	8		7	¥ (6	5	4		3	2	1	
	JAA JEET DUTPUT 10		JAA' JEET DUTPUT 2A			JCC JFET INPUT 1			JUD JFET SERVICE 1	1		JCC' JFET INPUT 2			
FIN #	PIN PURPOSE	PIN	# PIN PURPESE	P	IN #		ε	PIN #	PIN PURPOSE	1	PIN #	PIN PURPO	Æ		
1 5	SIGNAL M+	1 1	SIGNAL H+'	\neg \vdash	I BIA	\S \V+		1	Vss	1	1	BIAS V+'			
	SIGNAL N+	2	SIGNAL N+'			15 V-		2	V+	-	2	BIAS V-'			
	SIGNAL P+	3	SIGNAL P+'		_	INAL Y+		3	H+	-	3	SIGNAL Y+'			
	SIGNAL R+	4	SIGNAL R+'	\neg \vdash	_	INAL W-		4	V-	-	4	SIGNAL V-'			
	SIGNAL S+	5	SIGNAL S+			INAL V+		5	V- V-	-		SIGNAL V+'			
		6	SIGNAL T+'						-	-					
	SIGNAL T+					SNAL T+		6	H+	4	6	SIGNAL T+'			
	SIGNAL U-	7	SIGNAL U-'			SNAL S-		7	V+	4	7	SIGNAL S-			
	SIGNAL V-	9	SIGNAL V-			SNAL P+		8	Vss		8	SIGNAL P+'			
	SIGNAL V-	9	SIGNAL W-	_		SNAL N-		9	BIAS GND		9	SIGNAL N-4			
10 SI	SIGNAL X-	10	SIGNAL X-'	_	10 SIC	SNAL L-		10	Vabi		10	SIGNAL L-4			
L1 SI	SIGNAL Y-	11	SIGNAL Y-'		11 SIC	SNAL K+		11	н–		11	SIGNAL K+'			
12 51	SIGNAL Z-	12	SIGNAL Z-'		12 SIC	INAL I-		12	CHASSIS GND	1	12	SIGNAL I-			
13 FF	FPU GND	13	FPU GND		13 510	INAL H+		13	н-	1	13	SIGNAL H+			
14 SI	SIGNAL M-	14	SIGNAL H-'	\neg \vdash	14 510	INAL F+		14	Voki	1	14	SIGNAL F+'			
	SIGNAL N-	15				INAL E-			BIAS END	1	15	SIGNAL E-			
	SIGNAL P-		SIGNAL P-'			INAL C+		<u> </u>		1	16	SIGNAL C+'			
	SIGNAL R-		SIGNAL R-			INAL B-			JUD' JEET SERVICE 2		17	SIGNAL 8-			
		18						PIN #		1	<u> </u>				
	SIGNAL S-	19				INAL A-		1	Vss'	1	18	SIGNAL A-			
	SIGNAL T-					AS GND		2	V+'		19	BIAS GND'			
	SIGNAL U+	20				inal Z+		3	H+'	-		SIGNAL Z+'			
	SIGNAL V+	21				inal X-		4	NT	-	21	SIGNAL X-4			
22 SI	SIGNAL W+	22				inal V+			V-/	-	25	SIGNAL W+'			
23 S	SIGNAL X+	23	SIGNAL X+'	i	23 \$10	INAL U-		5	-	4	23	SIGNAL U-4			
24 S	SIGNAL Y+	24	SIGNAL Y+'	i	24 SIC	INAL T-		6	H+'	4	24	SIGNAL T-'			
25 S.	SIGNAL Z+	25	SIGNAL Z+'		25 \$10	inal R+		7	V+/		25	SIGNAL R+'			
		1	-		26 \$10	INAL P-		8	Vss'		26	SIGNAL P-4			
	JOB JEET DUTPUT 1A		JBB JFET DUTPUT 20			INAL M+		9	BIAS GND	1		SIGNAL M+'			
PIN #	PIN PURPOSE	PIN	# PIN PURPLISE			INAL L+		10	Valar		28	SIGNAL L+'			
1 51	SIGNAL A+	1	SIGNAL A+'			INAL J-		11	н-'	1	29	SIGNAL J-			
2 5	SIGNAL B+	2	SIGNAL B+'			NAL I+		12	CHASSIS GND	1	30	SIGNAL I+'			
3 51	SIGNAL C+	3	SIGNAL C+'			SNAL G-		13	H-'	1	30	SIGNAL G-			
	SIGNAL D+	4	SIGNAL 1+'					14	Yaka'	1					
	SIGNAL E+	5	SIGNAL E+'			SNAL F-			BIAS END		32	SIGNAL F-4			
	SIGNAL F+	6	SIGNAL F+'			SNAL D+		10			33	SIGNAL D+'			
	SIGNAL G-	7	SIGNAL 5-1			SNAL C-					34	SIGNAL C-'			
			SIGNAL H-'	- L:	36 210	SNAL A+					35	SIGNAL A+'			
	SIGNAL H-	8		- 0	36 SIC	SNAL Z-					36	SIGNAL Z-			
	SIGNAL I-	9	SIGNAL 1-"	- 17	37 SIC	SNAL Y-					37	SIGNAL Y-			
	SIGNAL J-	10	SIGNAL J-'	-	36 SIC	INAL X+					38	SIGNAL X+			
			SIGNAL K-								39	SIGNAL V-'			
11 51	SIGNAL K-	11		! :	39 510	INAL V-									
11 51	SIGNAL K-	11	SIGNAL L-'								40	SIGNAL LIT'			
11 51 12 51		12	SIGNAL L-'	- [-	4D SIC	INAL U+					4D 41	SIGNAL U+'			
11 51 12 51 13 Ff	SIGNAL L-	12	FPU GND	\exists	4D SIC 41 SIC	inal u+					41	SIGNAL S+'			
11 51 12 51 13 Ff 14 51	SIGNAL L- FPU GNO	12 13 14	FPU GND		4D SIC 41 SIC 42 SIC	inal u+ inal S+ inal R-					41 42	SIGNAL S+' SIGNAL R-'			
11 S1 12 S1 13 Ff 14 S1 15 S1	SIGNAL L- FPU GNO SIGNAL A- SIGNAL B-	12 13 14 15	FPU GND' SIGNAL A-' SIGNAL B-'		40 SIC 41 SIC 42 SIC 43 SIC	5NAL U+ 5NAL S+ 5NAL R- 5NAL N+					41 42 43	SJGNAL S+' SJGNAL R-' SJGNAL N+'			
11 51 12 51 13 Ff 14 51 15 51 16 51	SIGNAL L- FPU GNO SIGNAL A- SIGNAL B- SIGNAL C-	12 13 14 15 16	FPU GND' SIGNAL A-' SIGNAL B-' SIGNAL C-'		4D SIC 41 SIC 42 SIC 43 SIC 44 SIC	INAL U+ INAL S+ INAL R- INAL N+ INAL M-					41 42 43 44	SIGNAL S+' SIGNAL R-' SIGNAL N+' SIGNAL N-'			
11 51 12 51 13 Ff 14 51 15 51 16 51 17 51	SIENAL L- IPU GND SIENAL A- SIGNAL B- SIGNAL C- SIGNAL D-	12 13 14 15 16 17	FPU GND' SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL I-'		4D SIC 41 SIC 42 SIC 43 SIC 44 SIC 45 SIC	inal U+ Inal S+ Inal R- Inal N+ Inal M- Inal K-					41 42 43 44 45	SIGNAL S+' SIGNAL R-' SIGNAL N+' SIGNAL N-' SIGNAL K-'			
11 51 12 51 13 Ff 14 51 15 51 16 51 17 51 18 51	SIGNAL L- FPU GND SIGNAL A- SIGNAL B- SIGNAL C- SIGNAL D- SIGNAL E-	12 13 14 15 16 17 18	FPU GND' SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL I-' SIGNAL I-'		4D SIC 41 SIC 42 SIC 43 SIC 44 SIC 45 SIC	INAL U+ INAL S+ INAL R- INAL N+ INAL M-					41 42 43 44 45	SIGNAL S+' SIGNAL R-' SIGNAL N+' SIGNAL N-'			
L1 S1 JZ S1 J3 Ff J4 S1 J5 S1 J6 S1 J8 S1 J9 S1	SIGNAL L- FPU GND SIGNAL A- SIGNAL B- SIGNAL C- SIGNAL C- SIGNAL F-	12 13 14 15 16 17 18 19	FPU GND' SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL I-' SIGNAL E-' SIGNAL F-'		4D SIC 41 SIC 42 SIC 43 SIC 44 SIC 45 SIC 45 SIC	inal U+ Inal S+ Inal R- Inal N+ Inal M- Inal K-					41 42 43 44 45 46	SIGNAL S+' SIGNAL R-' SIGNAL N+' SIGNAL N-' SIGNAL K-'			
11 51 12 51 13 Ff 14 51 15 51 16 51 17 51 18 51 19 51 20 51	SIGNAL L- FPU 5MD SIGNAL A- SIGNAL B- SIGNAL C- SIGNAL C- SIGNAL F- SIGNAL 5- SIGNAL 5+	12 13 14 15 16 17 16 17 18 19 20	FPU GND' SIGNAL A-' SIGNAL 2-' SIGNAL C-' SIGNAL C-' SIGNAL F-' SIGNAL F-' SIGNAL F-'		4D SIC 41 SIC 42 SIC 43 SIC 44 SIC 45 SIC 46 SIC 47 SIC	SNAL U+ SNAL S+ SNAL R- SNAL N+ SNAL N+ SNAL M- SNAL K-					41 42 43 44 45 46	SIGNAL S+' SIGNAL R-' SIGNAL N+' SIGNAL N-' SIGNAL K-' SIGNAL J+'			
11 SJ J2 SJ J3 FF J4 SJ J5 SJ J6 SJ J7 SJ J8 SJ 20 SJ 21 SJ	SIENAL L- FU GAU SIENAL A- SIGNAL B- SIGNAL C- SIGNAL D- SIGNAL E- SIGNAL F- SIGNAL G+ SIGNAL H+	12 13 14 15 16 17 16 17 18 19 20 21	FPU GND' SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL C-' SIGNAL E-' SIGNAL F-' SIGNAL F+' SIGNAL H+'		4D SIC 41 SIC 42 SIC 43 SIC 44 SIC 45 SIC 46 SIC 47 SIC 48 SIC	5NAL U+ 5NAL S+ 5NAL R- 5NAL N+ 5NAL M- 5NAL K- 5NAL J+ 5NAL H-					41 42 43 44 45 46 47	SIGNAL S+' SIGNAL R-' SIGNAL N+' SIGNAL M-' SIGNAL K-' SIGNAL J+' SIGNAL H-'			
11 SJ J2 SJ J3 FF J4 SJ J5 SJ J6 SJ J7 SJ J8 SJ 20 SJ 21 SJ	SIGNAL L- FPU 5MD SIGNAL A- SIGNAL B- SIGNAL C- SIGNAL C- SIGNAL F- SIGNAL 5- SIGNAL 5+	12 13 14 15 16 17 16 17 18 19 20	FPU GND' SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL C-' SIGNAL E-' SIGNAL F-' SIGNAL F+' SIGNAL H+'		4D STO 41 STO 42 STO 43 STO 44 STO 45 STO 45 STO 45 STO 45 STO 45 STO 45 STO 46 STO 47 STO 48 STO 49 STO	INAL U+ INAL S+ INAL N+ INAL N+ INAL K- INAL J+ INAL G+ INAL C+					41 42 43 44 45 46 47 48 49	SIGNAL S+' SIGNAL R-' SIGNAL N+' SIGNAL K-' SIGNAL J+' SIGNAL G+' SIGNAL G+' SIGNAL E+'			
11 53 12 53 13 Ff 14 53 15 53 16 53 17 53 18 53 19 53 20 53 21 53	SIENAL L- FU GAU SIENAL A- SIGNAL B- SIGNAL C- SIGNAL D- SIGNAL E- SIGNAL F- SIGNAL G+ SIGNAL H+	12 13 14 15 16 17 18 19 20 21 21 22	FPU GND' SIGNAL A-' SIGNAL B-' SIGNAL C-' SIGNAL C-' SIGNAL E-' SIGNAL F-' SIGNAL F+' SIGNAL H+'		4D STO 41 STO 42 STO 43 STO 44 STO 45 STO 46 STO 47 STO 48 STO 49 STO 49 STO 50 STO	INAL U+ INAL S+ INAL R- INAL N+ INAL M- INAL J+ INAL J+ INAL G+ INAL C+ INAL D-					41 42 43 44 45 46 47 48 49 50	SIGNAL S+' SIGNAL R-' SIGNAL N+' SIGNAL K-' SIGNAL S+' SIGNAL G+' SIGNAL C+' SIGNAL C+' SIGNAL D-'			
11 53 12 53 13 Ff 14 53 15 53 16 53 17 51 18 51 20 51 21 51 22 53 23 53	SIENAL L- FU GNU SIENAL A- SIGNAL B- SIGNAL C- SIGNAL D- SIGNAL F- SIGNAL F- SIGNAL F+ SIGNAL H+ SIGNAL I+	12 13 14 15 16 17 18 19 20 21 21 22 23	FPU GND' SIGNAL A-' SIGNAL B-' SIGNAL I-' SIGNAL I-' SIGNAL I-' SIGNAL F-' SIGNAL F-' SIGNAL H+' SIGNAL 1+'		4D STO 41 STO 42 STO 43 STO 44 STO 45 STO 46 STO 47 STO 48 STO 49 STO 49 STO 50 STO	INAL U+ INAL S+ INAL N+ INAL N+ INAL K- INAL J+ INAL G+ INAL C+					41 42 43 44 45 46 47 48 49 50	SIGNAL S+' SIGNAL R-' SIGNAL N+' SIGNAL K-' SIGNAL J+' SIGNAL G+' SIGNAL G+' SIGNAL E+'		-	
11 S3 12 S3 13 Ff 14 S3 15 S3 16 S3 17 S1 18 S1 20 S3 21 S3 223 S3 24 S3	SIGNAL L- FPU 5ND SIGNAL A- SIGNAL B- SIGNAL C- SIGNAL C- SIGNAL E- SIGNAL F- SIGNAL G+ SIGNAL H+ SIGNAL J+	12 13 14 15 16 16 17 18 19 20 21 22 23 24	FPU GND' STGNAL A-' STGNAL B-' STGNAL C-' STGNAL I-' STGNAL I-' STGNAL F-' STGNAL G+' STGNAL H+' STGNAL H-' STGNAL J-'		4D STO 41 STO 42 STO 43 STO 44 STO 45 STO 46 STO 47 STO 48 STO 49 STO 49 STO 50 STO	INAL U+ INAL S+ INAL R- INAL N+ INAL M- INAL J+ INAL J+ INAL G+ INAL C+ INAL D-					41 42 43 44 45 46 47 48 49 50	SIGNAL S+' SIGNAL R-' SIGNAL N+' SIGNAL M-' SIGNAL J+' SIGNAL G+' SIGNAL G+' SIGNAL C+' SIGNAL D-' SIGNAL D-'	×		22

Attachment of HRCR Item # 11:

JFET Module

Handling Document D-26790

Field Effect Transistor (JFET) Module 10209750-1

Prepared by: Kalyani Sukhatme 10 September, 2003

Revised by: Roger Welker & Steve Tseng 15 June, 2005

D-26790

1. Introduction

This document provides guidelines for electrical handling for the SPIRE JFET Module.

1.1 Hardware Description

Each JFET module has two sets of 24 JFET channels. The JFET channels are populated on 1.0 micron thick Silicon Nitride membranes which provides thermal isolation. The operating temperature for these JFETs is ~120 K. The process of powering up the JFETs dissipates heat into the membrane resulting in a temperature increase with respect to the base temperature (4K to 10 K). Higher the power dissipation, higher is the temperature of the JFETs.

Each JFET channel consists of a matched pair of FETs (Figure 1.1-1) with a requirement for the offset voltage of less than **15 mV** between the matched pair. [The characteristic offset voltage is the difference between the source voltages (V_{sa} and V_{sb} with respect to ground) of the two FETs.]




Figure 1.1-1

The Gates of the JFETs are the 'Inputs' of the circuit and the Sources (V_{sa} and V_{sb}) of the JFETs are the outputs, as marked in Figure 1.1-1. Vdd and Vss are the power lines for the circuit.

2. Handling

1. **The JFET Module is Contamination Sensitive**: Open shipment suitcase in an ISO 14644 Class 7 (FED-STD-209 Class 10,000) or cleaner cleanroom. Handle hardware with approved¹ nitrile or polyurethane ESD safe cleanroom gloves.

¹ JPL approved ESD safe cleanroom gloves	are:
Nitrile:	
Ansell-Edmont Nitrilite	http://www.ansellpro.com/ce/products3.asp?pid=87
Ansell-Edmont Nitrilite Silky	http://www.ansellpro.com/ce/products3.asp?pid=149
Ansell-Edmont Silky Ultra-Clean	http://www.ansellpro.com/ce/products3.asp?pid=150
Safeskin Critical (white)	http://www.safeskin.com/crit_nt_glv.asp
Polyurethane:	
Wilshire Technology DuraCLEAN	call in US, 323-259-6469 for ordering information

D-26790

2. The JFET Module is ESD Sensitive:

Please handle with appropriate ESD hardware handling procedures. Handle with grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.

ESD: Handle with approved² wrist straps, ESD-safe gloves and ESD smocks at an approved ESD protected workstation³. All personnel within 1 meter of unprotected ESD sensitive hardware shall be certified for ESD awareness⁴. Maintain shorting plugs on the unit at all times, except when the unit is installed in the final assembly of the SPIRE instrument. JFET modules are shipped with two shorting plugs for ESD protection. Refer to attached electrical handling document for other important safety precautions. Follow all instructions for the use of wrist straps, ESD smocks, static protected work areas, ionizers, packing/unpacking and cable handling per JPL standard D-1348, rev. F (This document is available through the public domain by the following URL: http://acquisition.jpl.nasa.gov/rfp/miri/dewar/DL-2671-584331/JPL_D-1348.pdf).

ESD - **Ionizer**: Prior to mate or demate of any connector, turn on an ionizer approved⁵ for ESD sensitive components in clean room environment at least 5 minutes in advance and place/hold both sides of the connections in front of the ionized air stream for a minimum of 10 seconds before mating/demating operation. Position the ionizer near the hardware within the required distance per manufacturer's manual. Different makes and models of ionizers have different positioning requirements. During the mating/demating operations, it is necessary to follow the requirements for handling ESD sensitive hardware.

ESD - Connection to GSE: It is essential to ensure that all signal and bias lines of the GSE are grounded prior to mating the JFET hardware to the GSE. A save-to-mate check must be performed prior to connecting the JFET to the GSE. No excessive voltages and currents on all signal and bias lines shall be observed while the hardware is connected.

QA Oversight: Quality Assurance personnel should witness all handling, electrical testing, operation and integration of JFET flight hardware. At a minimum, a "two person" rule should be invoked at all times, where oversight by an independent party is provided to ensure hardware safety during handling, test and integration operations.

Humidity Sensitive: Place hardware in a humidity controlled ISO 14644 Class 7 (FED-STD 209 Class 10,000) cleanroom. Maintain humidity level at 35%-50% RH typical, for ESD safety.

3. **The JFET Module is Fragile**: Please do not drop or otherwise shock the unit including the shipping suitcase and container. Do not remove the cover of the JFET Module.

⁵ The ionizer performance shall be verified to comply with the requirements of JPL-STD-D-1348 rev. F, Table 1 for devices with human body model ESD sensitivity less than 50 volts. The ionizer shall discharge from \pm 1000 volts to less than \pm 20 volts in less than 20 seconds and have a float potential of less than \pm 20 volts.

² JPL approved wrist straps are:

Speidel Twist-o-Flex TM brand metal expansion bracelet wrist straps 3M model 4600 adjustable molded thermoplastic wrist straps

 $^{^{3}}$ All work areas shall be certified and operated in compliance with the requirements of the following subsections sections of JPL-STD D-1348 rev. F section 2.3: subsections: 6, 8-11, 14-19, 21, 23 – 27, 29 – 36, 38 – 43 and 45.

⁴ All personnel shall be trained and certified to the requirements of section 2.3.3 of JPL STD_D-1348 rev. F.

D-26790

3. Power ON Procedure

1. The JFET Module should be powered on **WITH the shorting plugs** (JPL Supplied Protection connectors) in place and with the **inputs shorted to ground.** Pins #9 and #15 on the 15-pin MDM connectors on the JFET Module are the bias grounds on the module. These pins should also be shorted to the power supply ground. The unit may be powered up without the shorting plug only when the inputs are connected to the detector system.

Under no circumstances the unit should be powered up without the inputs shorted to ground either via the shorting plug (JPL Supplied) or via the detector system.

- 2. Do not exceed a voltage of +5 V for the Vdd line and -5 V for the Vss line of the JFET Module.
- 3. When removing the shorting plugs from the unit for installation into the instrument, please use standard ESD precautions including grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.

4. Electrical Check-out Test: Characteristic Offset Voltage Measurement

- 1) Verify that the gates of the JFET channels (Inputs) are shorted together and grounded.
- 2) Apply the power supply ground to the bias ground pins on the unit (Pins 9 and 15 on the 15-pin MDM connectors)
- 3) Power on the JFET modules with Vdd = +3 V and Vss = -1.5 V
- 4) Verify that the handheld multimeter is in calibration.
- 5) Connect one side of the handheld multimeter to ground (Power supply ground).
- 6) And measure the voltage with respect to ground of each side (V_{sa} and V_{sb}) of each channel.
- 7) Calculate the characteristic offset voltage (V_{offset}) for each channel ($V_{offset} = V_{sa} V_{sb}$)
- 8) Compare the values for each of the channels with the specific datasheet provided with the unit. The datasheets accompanying the unit also provides the values for the drain and source currents for a similar test performed at JPL.

REFER TO MEASURED SOURCE VOLTAGE DATA FOR ACTUAL HARDWARE. Here is an example of the source voltage values and the drain and the source currents obtained for such a test at room temperature are given in the Table 4-1

T, JFET	rm T					
Vdd	3 V					
Vss	-1.5 V					
ldd	1.564 mA					
lss	1.5686 mA					
Channel #	(V)	DELTA (V)				
1	1.130	0				
-	1.130	Ŭ				
2	1.075	0.001				
2	1.074	0.001				
3	0.781	0.001				
5	0.780	0.001				
4	1.088	0.005				

	1.093	
5	0.834	0.001
5	0.833	0.001
6	1.012	0.003
0	1.015	0.000
7	0.785	0.002
,	0.787	0.002
8	1.148	0.004
	1.144	
9	0.753	0
	0.753	
10	0.693	0.008
	0.701	
11	1.110	0.004
	1.114	
12	0.758	0.001
	0.759	
13	0.832	0.002
	0.830	
14	1.264	0.001
	1.265 1.206	
15	1.200	0
	0.818	
16	0.819	0.001
	0.526	
17	0.521	0.005
	1.423	
18	1.423	0
4-	0.773	0.000
19	0.775	0.002
20	0.873	0.004
20	0.877	0.004
21	1.387	0.000
21	1.393	0.006
22	1.417	0.003
22	1.420	0.003
23	0.887	0.002
23	0.889	0.002
24	0.888	0.003
_	0.891	0.000

- END OF -Attachment of HRCR Item # 11: "JFET Module Handling Document D-26790"

END OF

HRCR PACKAGE