
JPL Hardware Requirements Certification Review – SPIRE Element No. D-30473

Assembly / Subsystem			M			Phone		Section		Date	
SPIRE		Martin Herman				(818) 354-8541		386		3 February, 2005	
Drawing/ Part No.	Dwg. Rev.	No	men	ıclatı	ure	Serial No.	Model	Туре	Final IR No.	Mass (Meas. / Req.)	
10209750-1	В	JF	ET N	/lodu	le	012	FLIGHT	N/A	923845	275.8 gm / 305 gm	
Check applicable answer and provide explanation in remarks column			N O	N A	Remarks				Data Attachments	Signature & Date	
Are all drawings and spec complete, approved, release		х						14. Latest	Top Assembly drawings	Cognizant Engineer	
2. Do the released drawings specifications reflect all appr		X						15. List of o		PEM	
3. Is hardware identical to o delivered? If no, provide diff		X						16. Waivers	s (RFW request for waiver)	QA Engineer	
4. Does the hardware meet its functional requirements, specifications, waivers, ICDs?					EIDP attached. Also see item # 8 attachments.			17. Open N		Environments/Reliability	
5. Are all IR and MRB dispondence on the concurred by QA?	sitioned and	X						18. Open F	PFR on this H/W ed ⊠ None	Mission Assurance Mgr.	
6. Is complete as-built list in included in the build book?	formation	X						19. Open F	PFR on similar H/W ed ⊠ None	Project Office	
7. Have all required environ analyses been completed?	mental tests &	X			ETAS attached			20. Handlin	ng Document →See Item 11 ed	PI	
8. Is all required assembly a subsystem level functional to		X			Performance Test Data Attached. Also see EIDP in item # 4.			21. Shortag	,		
9. Have all piece parts, proc materials been approved by		X							ements Verification Matrix ed (See #4, #7, #8)		
10. Does this hardware med contamination control require		X			Parts, processes contamination corequirements.			23. Qualific	cation Status ed		
11. Are all shipping containe special handling procedures		X			•	See Attached Document D-26790			Demate Record		
12. Is additional work requir hardware to flight readiness'			X						ing Log ed (See Item # 24)		
13. Is this hardware accepta	able for flight?	X						26. MICD Attache	ed None		



SPIRE JFET Module S/N 012

RAL EIDP Table of Contents Versus JPL HRCR Check List Item Numbers

Shipping Documents	RAL EIDP Section Number	RAL EIDP Title	JPL HRCR Check List Item Number	Notes
### As Integration Procedures 11 Special Handling Document D-26/90	1			Shipper and Final IR
Delivery Review Board MOM As Built Configuration Status List List of Waivers List of Waivers Copies of Waivers List of Non-Conformance Reports Copies of Waivers Copies	2	& Integration Procedures	11	Special Handling Document D-26790
List of Waivers 4 RFW (request for waiver) Attached Copies of Waivers 4 & 7 RFW (request for waiver) Attached Copies of Waivers 4 & 7 RFW (request for waiver) Attached Copies of Non-Conformance Reports See RFW in 4 & 7 Copies of Non-Conformance Reports See RFW in 4 & 7 Copies of Non-Conformance Reports See RFW in 4 & 7 Cleanliness Statement Final IR QA Inspection Operational Manual NA Top Level Drawings (inc. Family Tree) 14 Top Assembly Drawing Interface Drawings 26 MICD Drawing Functional, Block & Mechanical Drawings NA Electrical Circuit Drawings NA Serialized Components List In build books – not shipped HRCR Check List Page 1 Qualification Status List / Test Matrix 23 Qualification Unit Test Matrix Rest Reports 4, 7, 8, 23 Open Work / Deferred Work / Open Tests NA Calibration Data NA Historical Record 23 Qualification Unit Test Matrix Manufacturing Logbook(s) In build books – not shipped Mass Pressure Vessels – History/Test Record NA Reference List of EIDPs (Lower level) NA	3			HRCR book is the C of C
Copies of Waivers 4 & 7 RFW (request for waiver) Attached List of Non-Conformance Reports See RFW in 4 & 7 Copies of Non-Conformance Reports See RFW in 4 & 7 Cleanliness Statement Final IR QA Inspection Operational Manual NA Top Level Drawings (inc. Family Tree) 14 Top Assembly Drawing Interface Drawings 26 MICD Drawing Interface Drawings NA Electrical Circuit Drawings NA Electrical Circuit Drawings NA Serialized Components List In build books – not shipped HRCR Check List Page 1 Qualification Status List / Test Matrix 23 Qualification Unit Test Matrix Test Reports A, 7, 8, 23 Qualification Unit Test Matrix NA Historical Record 23 Qualification Unit Test Matrix Manufacturing Logbook(s) In build books – not shipped Age Sensitive Items Record NA Pressure Vessels – History/Test Record NA Reference List of EIDPs (Lower level) NA	4	As Built Configuration Status List	1 & 2	Assembly Drawings
List of Non-Conformance Reports Copies of Non-Conformance Reports Cleanliness Statement Operational Manual Top Level Drawings (inc. Family Tree) Interface Drawings Functional, Block & Mechanical Drawings Electrical Circuit Drawings Serialized Components List In build books – not shipped HRCR Check List Page 1 Qualification Status List / Test Matrix Rest Reports Open Work / Deferred Work / Open Tests Calibration Data Historical Record Operating Time / Cycle Record Age Sensitive Items Record Reference List of EIDPs (Lower level) Reference List of EIDPs (Lower level) NA See RFW in 4 & 7 See Reference List of EIDPs (Lower level) See A See RFW in 4 & 7 Top Assembly Drawing NA In build books – not shipped NA In build books –	5	List of Waivers	4	RFW (request for waiver) Attached
See RFW in 4 & 7	6	Copies of Waivers	4 & 7	RFW (request for waiver) Attached
Cleanliness Statement	7	List of Non-Conformance Reports		See RFW in 4 & 7
10 Operational Manual 11 Top Level Drawings (inc. Family Tree) 12 Interface Drawings 13 Functional, Block & Mechanical Drawings 14 Electrical Circuit Drawings 15 Serialized Components List 16 Mass Properties/ Power Budget 17 Qualification Status List / Test Matrix 18 Test Reports 19 Open Work / Deferred Work / Open Tests 20 Calibration Data 21 Historical Record 22 Manufacturing Logbook(s) 23 Operating Time / Cycle Record 24 Connector Mating Record 25 Age Sensitive Items Record 26 Pressure Vessels – History/Test Record 27 Temporary Installation Record 28 Reference List of EIDPs (Lower level) NA Top Assembly Drawing 14 Micro Drawing 18 NA 19 NA 10 Unit Des Matrix 23 Qualification Unit Test Matrix 24 Qualification Unit Test Matrix 25 In build books – not shipped 26 NA 27 Temporary Installation Record 28 Reference List of EIDPs (Lower level) NA	8	Copies of Non-Conformance Reports		See RFW in 4 & 7
Top Level Drawings (inc. Family Tree) Interface Drawings Functional, Block & Mechanical Drawings Functional, Block & Mechanical Drawings Rowings Is Electrical Circuit Drawings Rowings Rower Budget Mass Properties/ Power Budget Mass Properties/ Power Budget Page 1 Qualification Status List / Test Matrix Royen Work / Deferred Work / Open Tests Calibration Data Historical Record Manufacturing Logbook(s) Connector Mating Record Age Sensitive Items Record Pressure Vessels – History/Test Record Temporary Installation Record Rowen MICD Drawing NA In build books – not shipped Mass listed in HRCR check list Page 1 Age Sensitive Items Record NA NA NA Test Reports NA Qualification Unit Test Matrix In build books – not shipped NA NA NA Pressure Vessels – History/Test Record NA Reference List of EIDPs (Lower level) NA	9	Cleanliness Statement		Final IR QA Inspection
Interface Drawings 26 MICD Drawing	10	Operational Manual		NA
Functional, Block & Mechanical Drawings Relectrical Circuit Drawings NA Electrical Circuit Drawings NA In build books – not shipped HRCR Check List Page 1 Qualification Status List / Test Matrix Rest Reports Open Work / Deferred Work / Open Tests Calibration Data Historical Record Manufacturing Logbook(s) Check List Page 1 Qualification Unit Test Matrix NA NA Unit Test Matrix In build books – not shipped NA NA In build books – not shipped NA And And And And And And And	11	Top Level Drawings (inc. Family Tree)	14	Top Assembly Drawing
Drawings 14 Electrical Circuit Drawings 15 Serialized Components List 16 Mass Properties/ Power Budget 17 Qualification Status List / Test Matrix 18 Test Reports 19 Open Work / Deferred Work / Open Tests 20 Calibration Data 21 Historical Record 23 Qualification Unit Test Matrix 24 Qualification Unit Test Matrix 25 NA 26 Operating Time / Cycle Record 27 Age Sensitive Items Record 28 Reference List of EIDPs (Lower level) NA In build books – not shipped NA NA NA NA NA NA NA NA NA N	12	Interface Drawings	26	MICD Drawing
15 Serialized Components List In build books – not shipped 16 Mass Properties/ Power Budget Check List Page 1 17 Qualification Status List / Test Matrix 23 Qualification Unit Test Matrix 18 Test Reports 4, 7, 8, 23 19 Open Work / Deferred Work / Open Tests NA 20 Calibration Data NA 21 Historical Record 23 Qualification Unit Test Matrix 22 Manufacturing Logbook(s) In build books – not shipped 23 Operating Time / Cycle Record 25 24 Connector Mating Record 24 25 Age Sensitive Items Record NA 26 Pressure Vessels – History/Test Record NA 27 Temporary Installation Record NA 28 Reference List of EIDPs (Lower level) NA	13	· · · · · · · · · · · · · · · · · · ·		NA
HRCR Check List Page 1 Qualification Status List / Test Matrix Test Reports Open Work / Deferred Work / Open Tests Calibration Data Historical Record Manufacturing Logbook(s) Connector Mating Record Age Sensitive Items Record Reference List of EIDPs (Lower level) HRCR Check List Page 1 Mass listed in HRCR check list Mass listed in HRCR check list Page 1 Mass listed in HRCR check list Mass listed in HRCR check list Mass listed in HRCR check list Page 1 Agualification Unit Test Matrix In build books – not shipped NA NA NA NA NA NA Reference List of EIDPs (Lower level) NA	14	Electrical Circuit Drawings		NA
16Mass Properties/ Power BudgetCheck List Page 1Mass listed in HRCR check list17Qualification Status List / Test Matrix23Qualification Unit Test Matrix18Test Reports4, 7, 8, 2319Open Work / Deferred Work / Open TestsNA20Calibration DataNA21Historical Record23Qualification Unit Test Matrix22Manufacturing Logbook(s)In build books – not shipped23Operating Time / Cycle Record2524Connector Mating Record2425Age Sensitive Items RecordNA26Pressure Vessels – History/Test RecordNA27Temporary Installation RecordNA28Reference List of EIDPs (Lower level)NA	15	Serialized Components List		In build books – not shipped
Test Reports 4, 7, 8, 23 19 Open Work / Deferred Work / Open Tests NA 20 Calibration Data NA 21 Historical Record 23 Qualification Unit Test Matrix 22 Manufacturing Logbook(s) In build books – not shipped 23 Operating Time / Cycle Record 24 Connector Mating Record 25 Age Sensitive Items Record NA 26 Pressure Vessels – History/Test Record NA 27 Temporary Installation Record NA Reference List of EIDPs (Lower level) NA	16	Mass Properties/ Power Budget	Check List	Mass listed in HRCR check list
19 Open Work / Deferred Work / Open Tests 20 Calibration Data NA 21 Historical Record 23 Qualification Unit Test Matrix 22 Manufacturing Logbook(s) In build books – not shipped 23 Operating Time / Cycle Record 25 24 Connector Mating Record 24 25 Age Sensitive Items Record NA 26 Pressure Vessels – History/Test Record NA 27 Temporary Installation Record NA 28 Reference List of EIDPs (Lower level) NA	17	Qualification Status List / Test Matrix	23	Qualification Unit Test Matrix
20 Calibration Data NA 21 Historical Record 23 Qualification Unit Test Matrix 22 Manufacturing Logbook(s) In build books – not shipped 23 Operating Time / Cycle Record 25 24 Connector Mating Record 24 25 Age Sensitive Items Record NA 26 Pressure Vessels – History/Test Record NA 27 Temporary Installation Record NA 28 Reference List of EIDPs (Lower level) NA	18	Test Reports	4, 7, 8, 23	
21Historical Record23Qualification Unit Test Matrix22Manufacturing Logbook(s)In build books – not shipped23Operating Time / Cycle Record2524Connector Mating Record2425Age Sensitive Items RecordNA26Pressure Vessels – History/Test RecordNA27Temporary Installation RecordNA28Reference List of EIDPs (Lower level)NA	19	Open Work / Deferred Work / Open Tests		NA
22 Manufacturing Logbook(s) In build books – not shipped 23 Operating Time / Cycle Record 25 24 Connector Mating Record 24 25 Age Sensitive Items Record NA 26 Pressure Vessels – History/Test Record NA 27 Temporary Installation Record NA 28 Reference List of EIDPs (Lower level) NA	20	Calibration Data		NA
23 Operating Time / Cycle Record 25 24 Connector Mating Record 24 25 Age Sensitive Items Record NA 26 Pressure Vessels – History/Test Record NA 27 Temporary Installation Record NA 28 Reference List of EIDPs (Lower level) NA	21	Historical Record	23	Qualification Unit Test Matrix
24 Connector Mating Record 24 25 Age Sensitive Items Record NA 26 Pressure Vessels – History/Test Record NA 27 Temporary Installation Record NA 28 Reference List of EIDPs (Lower level) NA	22	Manufacturing Logbook(s)		In build books – not shipped
25 Age Sensitive Items Record NA 26 Pressure Vessels – History/Test Record NA 27 Temporary Installation Record NA 28 Reference List of EIDPs (Lower level) NA	23	Operating Time / Cycle Record	25	
26 Pressure Vessels – History/Test Record NA 27 Temporary Installation Record NA 28 Reference List of EIDPs (Lower level) NA	24	Connector Mating Record	24	
27 Temporary Installation Record NA 28 Reference List of EIDPs (Lower level) NA	25	Age Sensitive Items Record		NA
28 Reference List of EIDPs (Lower level) NA	26	Pressure Vessels – History/Test Record		NA
	27	Temporary Installation Record		NA
29 Other Useful Information NA	28	Reference List of EIDPs (Lower level)		NA
	29	Other Useful Information		NA

JPL Hardware Requirements Certification Review (HRCR)

Junction Field Effect Transistor (JFET) Flight Module

10209750-1 S/N 012

SPIRE Element
Herschel Space Observatory Project

February 3, 2005

Configuration of Module, Boards & Membranes

Module 10209750-1	S/N 12	S/N 12
PWB 10209760-1	S/N 22	S/N 23
Membrane 10209758-1	J5.6.2	J5.6.3

Attachment of HRCR Items #1 Drawing Release Status

ALL ASSEMBLY & PARTS DRAWINGS ARE RELEASED IN PDMS

Released Drawings:

10209719-1 a	ssembly built per released Rev. A drawing (studlock)
10209722-1 a	ssembly built per released Rev. B drawing (interface drawing)
10209750-1 a	ssembly built per released Rev. B drawing (module assy)
10209751-1 a	ssembly built per released Rev. B drawing (chassis 1)
10209752-1 a	ssembly built per released Rev. A drawing (chassis 2)
10209753-1 a	ssembly built per released Rev. A drawing (chassis 3)
10209754-1 a	ssembly built per released Rev. C drawing (mount)
10209756-1 a	ssembly built per released Rev. B drawing (chassis lid)
10209757-1 a	ssembly built per released Rev. A drawing (membrane)
10209758-1 a	ssembly built per released Rev. A drawing (membrane assy)
10209759-1,-2,-	4 redlined Rev. B drawing (gasket)
10209760-1 a	ssembly built per released Rev. C drawing (board assembly)
10209761-1 a	ssembly built per released Rev. C drawing (solder connector)
10209769-1 a	ssembly built per released Rev. A drawing (stiffener)
10209777-1 a	ssembly built per released Rev. B drawing (board)
10209858-2 a	ssembly built per released Rev. A drawing (special fastener)
10217636-1 a	ssembly built per released Rev. A drawing (clip)

Attachment of HRCR Item #4: EIDP

			EIDP) Coverpage	For JFET	Testing		
	Unit Identfication						1	
IN	Vame		JEET PE	M Module				
	Part #	<u>: </u>		9750-1				
	S/N	-		012				
			- 1.0	12				
	Environmemtal Testing							
			Axes Tested	Temp	Duration/# of Cycle	Requirement	Source	Waiver
R	Random Vibration Test		X, Y, Z	Rm T	1 min/axis	X, Y, Z	SSSD, JFET-DES-07	
Н	High Level Sine Vibe Test		None	NA	NA	X, Y, Z	SSSD, JFET-DES-07	HR-SP-JPL- RFW-005
В	Bakeout		NA	80 C	25 hrs	> 24 HRS		
T	Thermal Cycles		NA	RmT to 80 K	2	Minimum 1	D-20549	
D	Performance Characteristics							
F	eriorinance Characteristics			Specifi	ration		Course	Maivor
	Power needed for <11 bad channels			Specific 11 mW fo			Source	Waiver HR-SP-JPL-
(N	Min Perf.) Power needed for <4 bad channels		8.00 mW	7 mW for F	PFM/FS	JFET-TEC-	SSSD, :-05, JFET-PER-02	RFW-004
(0	Design Value)		8.29 mW	11 mW for 7 mW for F			SSSD, -05, JFET-PER-02	
Yi	Power needed for 100 % Field per unit		8.98 mW	NA	A		NA	
	Median Noise at < 11 bad chs.		9.29 nV/rtHz	<15 nV/rtHz	<7 nV/rtHz		, JFET-PER-01	
-	Median Noise at < 4 bad chs.		8.19 nV/rtHz	Min	Design	SSSD,	, JFET-PER-01	
	Median Noise at 100 % Yield.		7.87 nV/rtHz	Performance	Value	SSSD,	JFET-PER-01	
m	f of Channels over the nax. offset voltage			< 15 mV			SSSD, BDA-DRCU-27	
C	Common Mode Rejection Ratio		< -60 dB by de	esign, as measur	red in EM4 ur	nit	SSSD, BDA-DRCU-11	
	Board Level Details				D1011000			
				SN 022 '-JDD')		ard SN 023 IAA-JDD)	Source	
#	Channels Tested	:	24		24			
	Median Noise at 3.5 mW	:	12.48	nV/rtHz	19.87 nV/rtHz		SSSD, JFET-PER-01	
_	of good channels			58.3%		29.2%	SSSD,	
	at 3.5 mW Power Needed for		14	Yield	7	Yield	JFET-PER-02 SSSD.	
10	00 % Yield		4.57 mW		4.41 mW		JFET-PER-02	
96	Median Noise at High Power (w/ 100 6 Yield)			nV/rtHz	7.4	41 nV/rtHz	SSSD, JFET-PER-01	
M	Median Gain at High Power		0.	.98		0.98	NA	
Н	Heater Resistance, 4K Reference value	?.	3.23	3 kΩ		3.5 kΩ	NA	
	Definitions							
G	Good Channels	:	Noise less that	n a min. perform	nance value o	of 15 nV/rtHz		
Y	/ield	:	# of Good Cha	nnels / 24				
	Filenames							
	Noise Measurements	:	JFET_Mod12_	brd22, 23_Nois	e_perf.pdf			
	Source Voltages (RmT, 4K)	:	JFET Module 1	12,15 voltage da	ata.pdf			
	Notes							
1) T	he Base temperature for all performan	ice	characterization	n was 4K				
2) A	All Noise Measurements were made wit	th t	he inputs short	ed to ground				

SN023: 33% Overetched

SN022: 31% Overetched

3) Type of membranes:

Attachment of HRCR Item #4: RFW (request for waiver)

		RFW/RFD Number:	HR-SP-JPL	-RFW-013		
Spacecraft / Project	Herschel	Originator's Name	Steve Tseng			
System / Experiment / Model	1.1 SPIRE	Signature / Date				
Sub-System	detectors	Request Type (Highlight applicable request)	Waiver (RFW)	Deviation (RFD)		
Assembly	JFET modules	1.1.1.1 <u>Organisation</u>	Jet Propulsior	Laboratory		
Sub-Assembly		Ref. Doc. / Drwg No.	SPIRE-JPL-P	RJ-000456		
Item		References				
Serial No.		References				
RFW/RFD Title	JFET Power Dissipation s/n 01	12				

End Items(s) Affected (Hardware, Software)												
Name	CI-N	lumber		Model(s)								
JFET Module p/n 10209750 s/n 012			PFI	М								
ı	Requirement / Interface Do	cuments Affect	ed									
Specification/Drawing Title	Number	Issue	Date	App. Paragraph								
BDA-SSSD	SPIRE-JPL-PRJ-0004456	3.2	7/1/03	JFET-PER-01								
BDA-SSSD	SPIRE-JPL-PRJ-0004456	3.2	7/1/03	JFET-PER-01 JFET-PER-02								
BDA-SSSD	SPIRE-JPL-PRJ-0004456	3.2	7/1/03									

Requirement states that dissipation of photometer JFETs is to be less than 7 mW average, while supplying 90% of channels with voltage noise < 15 nV/rtHz according to BDA-SSSD JFET-PER-01, JFET-PER-02, JFET-TEC-05. Measured JFET performance of the JFETs indicates that 8.98 mW of power dissipation will be required to meet the specified yield and noise performance specifications.

Other Items or Requirements (Potentially) Affected

Overall sensitivity of the bolometer sub-system is affected by JFET noise performance. JFET power dissipation impacts the heat sink temperature of the 3He refrigerator and may in turn increase the base detector temperature. Dissipation of JFETs affects power dissipation on cryostat.

Need for RFW/RFD and Rationale for Acceptance

Measured JFET performance of JFETs indicates that 10.30 mW of power dissipation will be required to meet the specified yield and noise performance specifications. JPL is unable to significantly alter the JFET fabrication process in order to meet the power specification without undue risk to the stated PFM/FS delivery dates. Furthermore, JPL requests a full system optimisation to revisit the noise and power requirements on the JFETs. The JFET modules can meet the noise design value with 100 % yield at higher dissipation.

	Approved	Rejected	Name	Date
Engineering:				
Product Assurance:				
CCB-Chairman:				
Principal Investigator				
Product Assurance:				
Co-Investigator				
Prime Contractor				
ESA Project Office				

Attachment of HRCR Item #7: RFW (request for waiver)

		RFV	V/RFD Number:	H	HR-SP-JPL-RFW-005				
Spacecraft / Project	Herschel		Originator's Name	Kalyani Sukhatme					
System / Experiment / Model	SPIRE		Signature / Date						
Sub-System	detectors		Request Type (Highlight applicable reque	est)	Waiver (RFW)	Deviation (RFD)			
Assembly			Organisation		Jet Propulsion Laboratory				
Sub-Assembly			Ref. Doc. / Drwg No.		SPIRE-JPL-PI	RJ-000456			
Item			References						
Serial No.			I/GIGIGIICG2						
RFW/RFD Title	BDA and JFET module	BDA and JFET module sine test deletion							
		-		,		-			

CI-Number		Model(s) M, PFM, FS M, PFM, FS									
	CQ	M. PFM. FS									
Requirement / Interface Documents Affected											
er Issue	Date	App. Paragraph									
3.2	Jan 7,	BDA-DES-10, JFET-DES-									
	2003	07									
/ Discrepancy / Non Confe	ormanco										
	ormanice										
.S											
ı it	3.2 a / Discrepancy / Non-Confe										

Need for RFW/RFD and Rationale for Acceptance

The hardware has to be qualified under a cold vibration test and is installed in the cold vibration facility for the purpose of the test. The high level sine vibration test configuration will put the hardware and the personnel at risk since the cold vibration facility is not structurally capable of withstanding the high levels. Obtaining additional resources (cost and schedule) for developing a new set-up is not feasible at this time.

	Approved	Rejected	Name	Date
JPL Engineering:				
JPL Product Assurance:				
CCB-Chairman:				
Principal Investigator				
Product Assurance:				
Co-Investigator				
Prime Contractor				
ESA Project Office				

Attachment of HRCR Item #7: ETAS (environmental test summary)

Attachment of HRCR Item #7: ETAS (environmental test summary)

Attachment of HRCR Item #7: ETAS (environmental test summary)

Attachment of HRCR Item # 8: Test Data - Source Voltage & Noise For Module 12

JFET SOURCE VOLTAGE MEASUREMENT

Post Vibe, post bake, SN12,15 module, grn dewar, rm T.

PERF TEST Post Vibe, post bake, SN12,15 module, grn dewar, Helium.

Date		11/5/	2004	11/5/	2004	11/5/	2004	11/5/	2004	11/9/2	2004	11/9/2	2004	11/9/	2004	11/9/	2004
T, plate		Rn	n T	Rm	T	Rn	ı T	Rn	n T	41	Κ	41	(4	K	4	K
		Rm	n T	Rm	T	Rn	١T	Rn	n T	41	<	41	(4	K	4	K
Vdd		3	3	3		3	}	3	3	3		3		3	}	3	3
Vss		-1	.5	1.	5	-1	.5	-1	.5	-1.	.5	1.5		-1.5		-1	.5
ldd		1.02	288	0.98	358	1.3	22	1.13	345	0.9591		0.9247		1.1077		1.0211	
lss		1.02	269	0.98	39	1.2	181	1.13	327	0.9608		0.92	58	1.1088		1.0223	
SN		2	2	2	3	3	4	3	5	2:	2	23	3	3-	4	3:	5
Channel #			DELTA		DELTA		DELTA		DELTA		DELTA		DELTA		DELTA		DELTA
1	а	1.002	0.003	0.973	0.003	0.977	0.001	1.125	0.002	0.691	0.007	0.643	0.004	0.685	0.001	0.829	0.003
1	b	0.999	0.003	0.976	0.003	0.978	0.001	1.123	0.002	0.684	0.007	0.647	0.004	0.684	0.001	0.826	0.003
2	а	1.041	0.002	1.587	0.009	1.039	0.001	0.746	0.005	0.729	0.005	1.283	0.006	0.749	0.004	0.434	0.006
-	b	1.043	0.002	1.578	0.008	1.038	0.001	0.741	0.000	0.734	0.000	1.277	0.000	0.745	0.004	0.428	0.000
3	а	1.037	0.005	1.516	0.008	1.214	0.003	1.196	0	0.725	0.005	1.209	0.007	0.930	0.003	0.901	0
_	b	1.042	0.500	1.524	0.000	1.211	0.000	1.196	·	0.730	0.000	1.216	0.007	0.927	0.000	0.901	·
4	а	0.981	0.001	0.980	0.003	0.894	0.005	1.149	0	0.662	0	0.649	0.005	0.599	0.004	0.849	0.003
	b	0.980	0.001	0.977	5.000	0.889	0.000	1.149	, i	0.662	ŭ	0.644	5.000	0.595	0.007	0.852	0.000
5	а	1.420	0.009	0.965	0	1.781	0.012	0.921	0.005	1.102	0.007	0.630	0.002	1.520	0.014	0.616	0.008
	b	1.429	0.000	0.965	·	1.793	0.012	0.926	0.000	1.109	0.007	0.632	0.002	1.534	0.014	0.624	0.000
6	а	1.745	0.013	1.727	0.013	0.974	0.002	0.960	0.001	1.466	0.011	1.405	0.014	0.661	0	0.657	0
	b	1.758		1.714		0.972		0.961		1.477		1.391		0.661		0.657	
7	а	0.974	0.004	1.342	0.007	0.996	0.004	1.108	0.001	0.651	0.003	1.021	0.007	0.689	0.006	0.808	0.003
	b	0.970		1.335		1.000		1.107		0.648		1.014		0.695		0.805	
8	a	1.000	0.001	0.897	0.002	0.962	0.004	0.820	0.005	0.682	0.002	0.565	0.007	0.666	0.003	0.509	0.006
	b	0.999		0.895		0.966		0.825		0.680		0.558		0.669		0.515	
9	a	0.964	0.001	1.415	0.007	1.048	0.003	1.286	0.007	0.638	0.003	1.093	0.006	0.749	0.005	0.992	0.008
	b	0.965		1.422		1.045		1.279		0.641		1.099		0.744		0.984	
10	a	0.973	0.001	1.058	0	0.981	0.003	1.314	0.005	0.649	0.002	0.727	0.001	0.683	0.002	1.020	0.003
	b	0.972		1.058		0.978		1.319		0.647		0.726		0.681		1.023	
11	a	0.969	0.003	0.527	0.012	1.157	0.002	0.970	0.002	0.637	0.005	0.168	0.012	0.856	0.001	0.651	0.001
	b	0.972		0.515		1.155		0.968		0.642		0.156		0.857		0.650	
12	a	0.971 0.973	0.002	0.918	0.009	1.311	0.007	0.950	0.003	0.641	0.003	0.573 0.582	0.009	1.024	0.006	0.639 0.635	0.004
	b	0.973		0.927 1.414		1.011		0.947		0.645		1.097		0.708		0.653	
13	a b	0.970	0.002	1.405	0.009	1.011	0	0.974	0.003	0.649	0.004	1.089	0.008	0.708	0	0.656	0.003
	a	1.246		0.961		1.011		0.974		0.049		0.622		0.754		0.673	
14	b	1.240	0.006		0.002	1.064	0.003	0.986	0.001	0.933	0.004	0.625	0.003	0.754	0.003	0.671	0.002
\vdash	a	1.240		0.963 0.962		1.172		0.980		0.929		0.625		0.757		0.519	
15	b b	1.307	0.015	0.962	0	1.172	0.004	0.847	0.002	0.992	0.01	0.615	0.002	0.877	0.005	0.518	0.003
—	a	1.292		1.749		0.745		1.113		1.242		1.451		0.882		0.805	
16	b b	1.534	0.006	1.759	0.01	0.745	0.012	1.113	0.001	1.242	0.004	1.461	0.01	0.422	0.012	0.805	0.001
I	a	1.116		1.759		1.145		0.991		0.808		0.675		0.434		0.682	
17	b	1.123	0.007	1.002	0.006	1.145	0.001	0.988	0.003	0.813	0.007	0.680	0.005	0.849	0.002	0.679	0.003
	a	0.961		1.005		1.146		1.067		0.646		0.769		0.856		0.762	
18	b	0.960	0.001	1.094	0.001	1.152	0.006	1.064	0.003	0.641	0.005	0.770	0.001	0.861	0.005	0.756	0.006
	a	0.931		0.970		0.889		0.506		0.619		0.641		0.594		0.181	
19	ь	0.934	0.003	0.970	0	0.888	0.001	0.498	0.008	0.622	0.003	0.642	0.001	0.591	0.003	0.173	0.008
	a	0.963		0.846		1.119		0.980		0.633		0.515		0.824		0.652	
20	b	0.964	0.001	0.849	0.003	1.116	0.003	0.976	0.004	0.636	0.003	0.519	0.004	0.824	0	0.649	0.003
	a	0.965	0.004	1.641	0.01	1.164	0.000	1.358	0.004	0.650	0.000	1.341	0.01	0.874	0.555	1.071	
21	b	0.964	0.001	1.631	0.01	1.169	0.005	1.359	0.001	0.648	0.002	1.331	0.01	0.880	0.006	1.071	0
22	a	1.022	0.004	1.672	0.005	1.256	0.004	1.044	0.004	0.712	0.000	1.373	0.000	0.970	0.000	0.743	
22	b	1.026	0.004	1.667	0.005	1.255	0.001	1.043	0.001	0.714	0.002	1.370	0.003	0.972	0.002	0.743	0
23	а	1.007		0.961	0.004	1.700	0.044	0.963	0.000	0.694	0.000	0.639	0.000	1.437	0.040	0.657	0.000
25	b	1.007	0	0.960	0.001	1.711	0.011	0.960	0.003	0.696	0.002	0.633	0.006	1.449	0.012	0.655	0.002
24	а	0.982	0.001	1.706	0.011	1.058	0.002	0.981	0	0.668	0	1.407	0.011	0.769	0.002	0.670	0.004
24	b	0.983	0.001	1.695	0.011	1.055	0.003	0.981	0	0.668	U	1.396	0.011	0.767	0.002	0.674	0.004
														-			

Attachment of HRCR Item #8: Test Data - Source Voltage & Noise

Board S/N 022 in Module S/N 012

		Pwr1	Pwr2	Pwr3	Pwr4	Pwr5	Pwr5b	Pwr7
	Vdd (V)	2.8	2.8	2.8	2.8	2.8	2.8	2.6
	Vss (V)	-1.7	-1.8	-1.9	-1.85	-1.75	-1.6	-1.5
	Vdd' (V)	2.518	2.507	2.495	2.501	2.512	2.53	2.342
	Vss' (V)	-1.424	-1.513	-1.602	-1.557	-1.469	-1.336	-1.248
	ldd (mA)	1.081	1.0867	1.1682	1.1462	1.1025	1.0372	0.989
	Iss (mA)	1.0433	1.1243	1.13	1.1086	1.0651	0.9997	0.9524
	I (mA)	1.06215	1.1055	1.1491	1.1274	1.0838	1.01845	0.9707
	P (mW)	4.1869953	4.44411	4.7078627	4.5749892	4.3146078	3.9373277	3.484813
		•						
	Channel Num			Vn @150 Hz				
15	Channel: 1	8.57	9.36	9.53		13.99	13.85	9.18
14	Channel: 2	9.51	6.81	7.30	7.18	8.20	11.35	9.73
13	Channel: 3	19.83	11.28	8.52	10.28	14.21	26.98	41.15
12	Channel: 4	6.77	6.81	6.21	6.34	5.60	6.82	9.20
10	Channel: 5	22.33	12.03	7.79		13.01	42.45	114.55
9	Channel: 6	8.96	7.67	6.76		8.01	11.42	32.56
8	Channel: 7	20.07	10.52	7.67	9.79	16.12	33.08	29.73
7	Channel: 8	7.36	6.44	7.15		8.18	6.83	10.72
6	Channel: 9	6.48	5.90	6.69		5.50	6.52	7.74
5	Channel: 10	28.92	17.89	12.86		23.85	42.74	36.60
4	Channel: 11	13.87	10.30	5.25	8.30	11.77	20.68	53.01
3	Channel: 12	9.96	6.67	6.04	5.32	7.00	15.35	59.17
28	Channel: 13	6.19	6.32	4.73		5.34	8.25	13.20
27	Channel: 14	6.97	6.07	6.34	8.54	7.58	8.98	12.65
26	Channel: 15	6.55	6.57	6.17	9.06	7.07	9.54	19.05
25	Channel: 16	6.98	6.21	5.76		6.57	9.00	19.42
24	Channel: 17	7.13	6.92	9.56		8.07	6.93	8.87
23	Channel: 18	11.86	11.82	11.66	10.16	11.61	11.84	12.27
22	Channel: 19	8.10	8.25	7.70		9.47	10.81	11.24
21	Channel: 20	8.78	6.20	5.55		6.28	9.01	21.35
19	Channel: 21	6.79	7.81	7.84	8.92	7.46	6.75	10.02
18	Channel: 22	7.36	7.26	6.92	7.63	7.00	7.52	8.21
17	Channel: 23	4.87	5.87	5.05		6.65	6.19	6.79
16	Channel: 24	7.69	6.85	7.84		7.31	6.51	8.26
	Median	7.90	6.88	7.03		7.79	9.27	12.46
	Overall Mean	10.50	8.24	7.37		9.41	14.14	23.53
	Good Mean	8.04	7.82	7.37	8.34	8.45	8.78	9.86
	MP Reqd					15		
	Yield	0.83	0.96	1.00		0.92		0.58
	# Good Ch.	20	23	24	24	22	18	14
	# Bad Ch.	4	1	0	0	2	6	10

Attachment of HRCR Item #8: Test Data - Source Voltage & Noise

Board S/N 023 in Module S/N 012

	Pwr1	Pwr2	Pwr3	Pwr4	Pwr5	Pwr5b	Pwr7	Pwr8
Vdd (V)	2.8	2.9	2.8	2.8	2.8	2.8	2.8	2.7
Vss (V)	-1.8	-1.8	-1.7	-1.6	-1.65	-1.67	-1.63	-1.5
Vdd' (V)	2.518	2.618	2.528	2.538	2.533	2.531	2.534	2.449
Vss' (V)	-1.524	-1.524	-1.435	-1.346	-1.39	-1.408	-1.372	-1.256
ldd (mA)	1.0838	1.0858	1.0441	1.0042	1.0239	1.0321	1.0159	0.9612
Iss (mA)	1.0412	1.0424	1.0015	0.9616	0.9616	0.9894	0.9737	0.9194
I (mA)	1.0625	1.0641	1.0228	0.9829	0.99275	1.01075	0.9948	0.9403
P (mW)	4.294625	4.4075022	4.0533564	3.8175836	3.89455825	3.98134425	3.8856888	3.4838115

Channel Num					Vn @150 Hz			Vn @150 Hz
Channel: 1	19.12	14.42	29.49	45.15	41.92	35.94	41.83	32.91
Channel: 2	5.83	6.25	8.03	7.79	7.93	7.49	6.59	14.62
Channel: 3	6.57	6.77	6.51	7.27	7.20	6.62	9.78	10.17
Channel: 4	6.56	7.37	5.74	6.10	7.36	6.08	11.15	10.07
Channel: 5	6.07	6.57	7.14	6.43	7.02	7.28	6.90	13.64
Channel: 6	6.71	7.44	9.86	15.05	11.64	10.91	12.18	21.26
Channel: 7	7.46	5.14	7.82	17.07	10.75	9.85	11.64	34.13
Channel: 8	10.68	9.40	18.46	24.54	23.36	16.82	22.53	43.50
Channel: 9	10.13	9.40	11.29	12.05	10.98	9.86	10.89	17.80
Channel: 10	7.90	8.48	9.94	13.88	11.51	10.69	13.68	19.58
Channel: 11	6.69	6.70	9.76	10.44	11.27	10.02	13.26	14.20
Channel: 12	7.29	6.29	8.42	13.86	12.83	9.97	11.01	31.14
Channel: 13	8.60	9.13	10.12	15.91	15.41	12.54	15.88	45.31
Channel: 14	11.62	13.09	13.13	17.24	13.69	13.36	15.65	34.14
Channel: 15	9.60	10.50	10.99	15.48	13.01	12.06	14.49	27.44
Channel: 16	6.36	8.04	7.08	9.24	7.01	6.50	7.86	19.30
Channel: 17	6.60	7.16	8.47	9.27	8.52	8.75	10.15	16.73
Channel: 18	7.38	7.02	6.30	6.12	6.79	6.80	6.87	7.59
Channel: 19	7.47	7.36	5.76	9.32	8.14	8.51	9.67	20.16
Channel: 20	7.43	11.84	9.04	14.93	10.78	12.50	14.09	35.81
Channel: 21	7.25	8.48	6.26	8.42	8.05	7.26	7.89	12.68
Channel: 22	5.99	6.83	6.76	10.30	7.99	7.89	7.70	25.83
Channel: 23	6.51	6.05	7.20	10.61	6.28	7.45	7.56	16.32
Channel: 24	6.71	7.79	8.75	14.80	10.96	9.80	11.98	28.14
Median	7.27	7.41	8.44	11.33	10.76	9.82	11.08	19.87
Overall Mean	8.02	8.23	9.68	13.39	11.68	10.62	12.55	23.02
Good Mean	7.54	8.23	8.38	10.05	9.51	9.19	10.27	11.85
MP Reqd					15			
Yield .	0.96	1.00	0.92	0.71	0.88	0.92	0.83	0.29
# Good Ch.	23	24	22	17	21	22	20	7
# Bad Ch.	1	0	2	7	3	2	4	17

Attachment of HRCR Item # 9: SPIRE MIUL Cover Page


MIUL = Material Identification & Utilization List

Materials and Processes List
SPIRE
JPL D-25725
DEVE
REV B 1/05/04
1/05/04
This technical data is export controlled under U.S. law and is being transferred by JPL to ESA
for use exclusively on the Herschel/Planck projects. The information may not be used for any
other purposes, and shall not be re-transferred or disclosed to any other party without the prior
written approval of NASA.
10
M////
Reviewed by:
M. Knopp M&P Engineer
The state of the s

Attachment of HRCR Item #11:

See End of This HRCR Package for "JFET Module Handling Document"

Attachment of HRCR Item # 14: JFET Module Top Assembly Drawing 10209750-1



Attachment of HRCR Item # 23: Qualification Compliance Test

Qualification Model JFET Module

		EID	P Coverpage	For JFET Te	sting		
Unit Identfication		· 			I	· 	
Name	Ī-	JEET O	M Module				
Part #	-		9750-1				
S/N	-		001				
			501				
Environmemtal Testing	_						
	l	Axes	_ ,	Duration/# of	1		
	⊢	Tested	Temperature	Cycle	Requirement	Source SSSD.	Waiver
Random Vibration Test	l	V V 7	4001/	2 (((v v -	JFET-DES-07	
Random Vibration Test	⊢	X, Y, Z	100 K	2 min/axis	X, Y, Z	SSSD.	HR-SP-JP
High Level Sine Vibe Test	l	None	NA	NA	v v 7	JFET-DES-07	RFW_005
High Level Sine Vibe Test Bakeout	\vdash	NA	80 C	72 Hours	X, Y, Z 80C, 72 Hrs	D-20549	KFVV_000
	⊢	NA NA	RmT to 80 K		Minimum 15		
Thermal Cycles		NA	KMI to su K	27	Minimum 15	D-20549	
Performance Characteristics	;						
	Т		Specif	ication	s	ource	Waiver
Power needed for <11 bad	Т			or CQM.		SSD.	RFW in
	l	9.1 mW		orcum, PFM/FS	_	55.JFET-PER-02	
channels (Min Perf.) Power needed for <4 bad	\vdash	e.i mvv		or CQM.		SSD.	process
channels (Design Value)		10.8 mW		orcom, PFM/FS	_	SSD, 5. JFET-PER-02	
Power needed for 100 %	\vdash	TU.O MIVV	/ mw ior	FFINI/F3	JFE1-1EC-0	0, JFE1-FER-02	
Yield per unit		13.5 mW	N.	Α		NA	
Median Noise at < 11 bad chs.	\vdash	7.13 nV/rtHz				FET-PER-01	
Median Noise at < 11 bad chs.	\vdash	6.1 nV/rtHz	-101101112				
	⊢		Min	<7 nV/rtHz		FET-PER-01	
Median Noise at 100 % Yield. # of Channels over the	⊢	6.97 nV/rtHz		Design Value	SSSD, J	FET-PER-01	
	l	0	< 15 mV for CC < 15 mV for PF			SSSD, BDA-DRCU-27	
max. offset voltage	⊢	-	< 15 mV for PF	WIFS		SSSD.	
Common Mode Rejection Ratio	l	c en de bud	esign, as meas	urod in EM4 un	BDA-DRCU-11		
Board Level Detail		< -00 db by 0	esign, as meas	area iii Ewi- ari		DEN DINGG 11	
Board Level Detail	Т	D	SN 001			8	
# Character Total	-		5N 001			Source	
# Channels Tested	1:	24		-	L	0000	
Madian Naisa at 2 5184	ĺ.	40 -	\// 			SSSD,	
Median Noise at 3.5 mW # of good channels	1	18 N	V/rtHz	-	1	JFET-PER-01 SSSD.	
at 3.5 mW		7	29% Yield			JFET-PER-02	
Power Needed for	ŀ		2870 Field	 		SSSD.	
100 % Yield		6.75 mW				JFET-PER-02	
Median Noise at High Power (w/	ļ.	0.75 11144	ļ		-	SSSD.	
100 % Yield)		6.97	nV/rtHz			JFET-PER-01	
Median Gain at High Power	\vdash		.98			NA NA	
and the state of t	\vdash	l "					
	\vdash						
Definitions	۲			I			
		Maisa lass #k	a min nadamaa	see value of 45 -1	//etil=		
Good Channels	1.		a min. performan	ice value of 10 N	VIIIIZ		
Yield	f:	# of Good Char	nnels / 24	1	1		
Filenames	\vdash						
Noise Measurements	:	QualJFETPost\	VibeNoise_Summ	ary.pdf			
Noise measurements		1					
	┞						
Notes The Base temperature for all performa							

Hardware ID 🤝	FET	5/N 12	15				<u> </u>
Date	Time	AIDS	Power	Mate	Demate	Transport	Notes
11/5/04		244299		×		×	103 -> (83
11/5/04		~	X		:		.5 hr each board, wrm S.V.
11/5/04	:	~					prop ort
4/9/04		-					transfor LN2 (77K)
11/9/04		~					transfer helium (4K)
							Transfer Co.
11/9/04		· ·	×				4 hours, bond 34, mise data
11/10/04			X				8 hrs , " "
11/11/04	:	-1	×	-			1 hc " " " " " " " " " " " " " " " " " "
11/11/04		· · · · · · · · · · · · · · · · · · ·	×				8 hrs , board 35, noise data
1/12/04		-	×				2 hrs, wood 34, gain data, CMRR
1/12/04			×				3 Ws, board 35, gain, CMRR
1/12/04							begin war up
11/16/04		(r		አ	×		switch connector to fix grab w/ SNIZ
1/16/09							prop out
11/17/04							go to LNZ helium
1/19/04		ď	×				Prob fixed (65E).
1 (19/04		(1)	×				6 hrs , band 22 , noise data
n/22/04		C	X				2 hrs, bond 22, noise data
1/22/04		~	¥				6 hrs, board 23, poised data
1/23/04	-	"	X				2 hr
123 /04			×				3 WS , a , gain, CMRR
1 /23/04		· (-	χ				3 ks, bood 22, gain, CMRC
1/30/04		· · ·	x				. 5 hr each board, wom s.V.
2/1/04					×	*	183 - 103
						· · · · · · · · · · · · · · · · · · ·	
		1 1 1					


Attachment of HRCR Item # 24 & #25: Mate/Demate & Operation Logs (continued)

Date	Time	AIDS	Power	Mate	Demate	Transport	Notes
124		243900			<u> </u>	X	102
1124	1: 1 :	243900	1			/-	fry out, bring to 80°C
1/26		1					back to me temp, pressure
1/26	: .	1				χ.	158 -> 183
							78 7 163
128		243946	×	X	×		take previbe worm S.V. measurement
/29		"				×	183- 144
1/29		" "					Pump out trice (x, x, + ton Z)
9129						×	144 -> 183
					a e e		
11/010			泵	X			install into gra down, xxxx 5,1
10/11			×				war s.v. , she each board
10/11	<u> </u>				×	×	183 -> 103 (Roblem with S/N 13)
							PFR 285374
			1				
			·			:	
		1 1	i i				
				<u> </u>			
			12 22				

Attachment of HRCR Items # 24 & # 25: Mate/Demate & Operation Logs (PWB S/N 022)

Attachment of HRCR Items # 24 & # 25: Mate/Demate & Operation Logs (PWB S/N 023)

Attachment of HRCR Item # 26: MICD - JFET Interface Drawing 10209722 (p 1 of 2)



Attachment of HRCR Item # 26: MICD - JFET Interface Drawing 10209722 (p 2 of 2)

										_	
╽┌╴	12 11	10 9	8	7 ★	6		5	4_	3	2	
	JAA JEET DUTPUT 139	JAM JEET OUTPUT 2A		JCC JFET IMPUT 1			JDD JFET SERVICE 1		JCC' JFET INPUT 2		
ll	PIN # PIN PURPLISE	PIN # PIN PURPUSE 1 SIGNAL H+1	PIN			TN #	PIN PURPOSE	4	PIN # PIN PURPOS	E	
H	1 SIGNAL M+	1 ZIGNAL N+'	L	BIAS V+			Vss	4	1 BIAS V+'		ļ
	2 SIGNAL N+	3 SIGNAL P+1	2	BIAS V-		\rightarrow	V+	-	5 BIAS A-1		
	3 SIGNAL P+ 4 SIGNAL R+	4 SIGNAL R+1	3	SIGNAL Y+	\dashv \vdash		H+ V-	-	3 SIGNAL Y+' 4 SIGNAL V-'		
Н	5 SIGNAL S+	5 SIGNAL S+'	5	SIGNAL V+	\dashv		V-	-	5 SIGNAL V+'		
	6 SIGNAL T+	6 SIGNAL T+1	6	SIGNAL T+	\dashv \vdash		H+	┨	6 SIGNAL T+		
	7 SIGNAL U-	7 SIGNAL U-1	7	SIGNAL S-	\dashv		V+	┨	7 SIGNAL S-		
G	8 SIGNAL V-	B SIGNAL V→	<u> </u>	SIGNAL P+	\dashv	\rightarrow	Vss	┨	B SIGNAL P+		lo
	9 SIGNAL V-	9 SIGNAL W-	9	SIGNAL N-	\dashv \vdash		BIAS GND	┨	9 SIGNAL N-/		
	10 SIGNAL X-	10 SIGNAL X-	10	SIGNAL L-		$\overline{}$	Votel	1	10 SIGNAL L-/		
	II SIGNAL Y-	11 SIGNAL Y-'	11	SIGNAL K+			H-	1	1L SIGNAL K+		
П	12 SIGNAL Z-	12 SIGNAL Z-'	12	SIGNAL I-	\neg	12	CHASSIS GND	1	12 SIGNAL I-		
	13 FPU GND	13 FPU GND'	13	SIGNAL H+	_	13	н-	1	13 SIGNAL H+		
	14 SIGNAL M-	14 SIGNAL H-'	14	SIGNAL F+			Volai	1	14 SIGNAL F+*		
F	13 SIGNAL N-	15 SIGNAL N-'	15	SIGNAL E-		15	BIAS GND]	15 SIGNAL E-		l.
	16 SIGNAL P-	16 SIGNAL P-'	16	SIGNAL C+				1	16 SIGNAL C+*		
	17 SIGNAL R-	17 SIGNAL R-'	17	SIGNAL B-			JUDY JEET SERVICE 2	4	17 SIGNAL B-		
	18 SIGNAL S-	18 SIGNAL S-'	18	SIGNAL A-	_ I	IN #	PIN PURPOSE	4	18 SIGNAL A-		
П	19 SIGNAL T-	19 SIGNAL T-'	19	BIAS GND			Vss'	4	19 BIAS GND'		
	20 SIGNAL U+	20 SIGNAL U+'	20	SIGNAL Z+	⊢	$\overline{}$	V+'	-	20 SIGNAL Z+'		
	21 SIGNAL V+	21 SIGNAL V+'	21	SIGNAL X-	⊢		H+'	-	21 SIGNAL X-		
F	22 SIGNAL W+	22 SIGNAL V+'	22		— ⊢	_	V	-	22 SIGNAL W+'		l _i
-	23 SIGNAL X+	23 SIGNAL X+'	23	SIGNAL U-	⊢		H+'	-	23 SIGNAL U-		
	24 SIGNAL Y+	24 SIGNAL Y+'	24	SIGNAL T-	⊢	$\overline{}$	A+,	-	24 SIGNAL T-		
1.1	25 SIGNAL Z+	25 SIGNAL Z+'	25	SIGNAL R+		$\overline{}$	Vss'	-	25 SIGNAL R+		
	JEE JFET DUTPUT 1A	JDB JFET DUTPUT 20	26	SIGNAL P-	— ⊢	$\overline{}$	BIAS GND	-	26 SIGNAL P-		!
	PIN # PEN PURPOSE	PIN # PIN PURPOSE	27	SIGNAL M+		$\overline{}$	Votel'	1	27 SIGNAL M+		
	1 SIGNAL A+	1 SIGNAL A+'	28	SIGNAL L+		$\overline{}$	H-'	┨	28 SIGNAL L+		
Ы	2 SIGNAL B+	2 SIGNAL II+'	29	SIGNAL J-		$\overline{}$	CHASSIS GNII'	┨	29 SIGNAL J-		,
	3 SIGNAL C+	3 SIGNAL C+1	30	SIGNAL I+		$\overline{}$	H-1	┨	3D SIGNAL I+'		ا
	4 SIGNAL D+	4 SIGNAL II+'	31	SIGNAL G-		$\overline{}$	Yakir	┨	21 SIGNAL G-		
	5 SIGNAL E+	5 SIGNAL E+'	322	SIGNAL F- SIGNAL D+		$\overline{}$	BIAS GND	1	32 SIGNAL F-/ 33 SIGNAL II+/		
Н	6 SIGNAL F+	6 SIGNAL F+'	33	SIGNAL U+				_	33 SIGNAL II+/ 34 SIGNAL C-/		l,
	7 SIGNAL G-	7 SIGNAL 5-1	36						35 SIGNAL A+		į.
	6 SIGNAL H-	B SIGNAL H-'	36		_				36 SIGNAL X-/		ľ
	9 SIGNAL I-	9 SIGNAL 1-'	37	SIGNAL Y-	_				37 SIGNAL Y-		
	10 SIGNAL J-	10 SIGNAL J-	36	SIGNAL X+					38 SIGNAL X+		į
	II SIGNAL K-	11 SIGNAL K-'	39	SIGNAL V-	-				39 SIGNAL V-'		
	12 SIGNAL L-	12 SIGNAL L-'	4D						4D SIGNAL U+*		
Н	13 FPU GND	13 FPU GND	41	SIGNAL S+					41 SIGNAL S+		<u> </u>
	14 SIGNAL A-	14 SIGNAL A-'	42						42 SIGNAL R-1		
	15 SIGNAL B-	15 SIGNAL B-'	43	SIGNAL N+					43 \$1GNAL N+*		
B	16 SIGNAL C-	16 SIGNAL C-'	44	SIGNAL M-					44 SIGNAL M-		Į.
	17 SIGNAL D-	17 SIGNAL II-	45	SIGNAL K-					45 SIGNAL K-		
	18 SIGNAL E-	18 SIGNAL E-'	46	SIGNAL J+					46 SIGNAL J+'		
	19 SIGNAL F-	19 SIGNAL F-'	47	SIGNAL H-					47 SIGNAL H-		
Н	20 SIGNAL G+	20 SIGNAL G+'	48	SIGNAL G+					4B SIGNAL G+		
	21 SIGNAL H+	21 SIGNAL H+'	49	SIGNAL E+					49 SIGNAL E+		
	22 SIGNAL I+	2E SIGNAL 1+'	50	SIGNAL D-					50 SIGNAL D-		l!
A	23 SIGNAL J+	23 SIGNAL J+'	51	SIGNAL B+					51 SIGNAL B+'		
[]	24 SIGNAL K+	24 SIGNAL K+'		•						102 DAE 10	10000700
	25 SIGNAL L+	25 SIGNAL L+'							<u>_</u>	A 1 2383	10209722 _B
	12 11	10 9	8				5	4	3	ME HOME U	NCLASSIFIED PETE FJ
	14	10 9	0				3	4	, J		1

Attachment of HRCR Item #11:

SPIRE

Handling Document

Field Effect Transistor (JFET) Module

10209750-1

Prepared by: Kalyani Sukhatme

10 September, 2003

Hardware Handling Guidelines

Contamination: Open shipment suitcase in a FED-STD-209 Class 10,000 clean room (ISO 14644-1 class 7) or better. Handle hardware with gloves.

ESD: Handle with grounding straps, ESD-safe gloves and ESD smocks at an ESD-safe workstation. Maintain shorting plugs on the unit whenever ESD is a concern. Refer to attached electrical handling document for other important safety precautions.

Fragile: Do not drop or otherwise shock the hardware including the shipping suitcase and container.

Humidity Sensitive: Place hardware in a humidity controlled Class 10,000 clean room. Maintain humidity level at 35%-50% RH typical, for ESD safety.

SPIRE JFET Electrical Handling Document

1	Introduction	1
	1.1 Hardware Description	1
	Handling	
3	Power ON Procedure	2
4	Electrical Check-out Test: Characteristic Offset Voltage Measurement.	3

1. Introduction

This document provides guidelines for electrical handling for the SPIRE JFET Module.

1.1 Hardware Description

Each JFET module has two sets of 24 JFET channels. The JFET channels are populated on 1.0 micron thick Silicon Nitride membranes which provides thermal isolation. The operating temperature for these JFETs is ~120 K. The process of powering up the JFETs dissipates heat into the membrane resulting in a temperature increase with respect to the base temperature (4K to 10 K). Higher the power dissipation, higher is the temperature of the JFETs.

Each JFET channel consists of a matched pair of FETs (Figure 1.1-1) with a requirement for the offset voltage of less than **15 mV** between the matched pair. [The characteristic offset voltage is the difference between the source voltages (V_{sa} and V_{sb} with respect to ground) of the two FETs.]




Figure 1.1-1

The Gates of the JFETs are the 'Inputs' of the circuit and the Sources (V_{sa} and V_{sb}) of the JFETs are the outputs, as marked in Figure 1.1-1. Vdd and Vss are the power lines for the circuit.

Handling

- 1. **The JFET Module is Contamination Sensitive**: Handle the unit with Gloves only in a FED-STD-209 Class 100000 clean room (ISO 14644-1 class 7) or better.
- 2. **The JFET Module is ESD Sensitive**: Please handle with appropriate ESD hardware handling procedures. Handle with grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.
- 3. **The JFET Module is Fragile**: Please do not drop or otherwise shock the unit. Please DO NOT remove the cover of the JFET Module.

Power ON Procedure

1. The JFET Module should be powered on **WITH the shorting plugs** (JPL Supplied Protection connectors) in place and with the **inputs shorted to ground.** Pins #9 and #15 on the 15-pin MDM connectors on the JFET Module are the bias grounds on the module. These pins should also be shorted to the power supply ground. The unit may be powered up without the shorting plug only when the inputs are connected to the detector system.

Under no circumstances the unit should be powered up without the inputs shorted to ground either via the shorting plug (JPL Supplied) or via the detector system.

- 2. Do not exceed a voltage of +5 V for the Vdd line and -5 V for the Vss line of the JFET Module.
- 3. When removing the shorting plugs from the unit for installation into the instrument, please use standard ESD precautions including grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.

Electrical Check-out Test: Characteristic Offset Voltage Measurement

- 1) Verify that the gates of the JFET channels (Inputs) are shorted together and grounded.
- 2) Apply the power supply ground to the bias ground pins on the unit (Pins 9 and 15 on the 15-pin MDM connectors)
- 3) Power on the JFET modules with Vdd = +3 V and Vss = -1.5 V
- 4) Verify that the handheld multimeter is in calibration.
- 5) Connect one side of the handheld multimeter to ground (Power supply ground).
- 6) And measure the voltage with respect to ground of each side (V_{sa} and V_{sb}) of each channel.
- 7) Calculate the characteristic offset voltage (V_{offset}) for each channel ($V_{offset} = V_{sa} V_{sb}$)
- 8) Compare the values for each of the channels with the specific datasheet provided with the unit. The datasheets accompanying the unit also provides the values for the drain and source currents for a similar test performed at JPL.

REFER TO MEASURED SOURCE VOLTAGE DATA FOR ACTUAL HARDWARE. Here is an example of the source voltage values and the drain and the source currents obtained for such a test at room temperature are given in the Table 4-1

T, JFET	rm T					
Vdd		3 V				
Vss		-1.5 V				
ldd	1	.564 mA				
Iss	1.	5686 mA				
Channel #	(V)	DELTA (V)				
1	1.130	0				
1	1.130	U				
2	1.075	0.001				
2	1.074	0.001				
3	0.781	0.001				
3	0.780	0.001				
4	1.088	0.005				
4	1.093	0.005				
5	0.834	0.001				
3	0.833	0.001				
6	1.012	0.003				
U	1.015	0.003				
7	0.785	0.002				
/	0.787	0.002				
8	1.148	0.004				
o	1.144	0.004				
9	0.753	0				
7	0.753	U				

10	0.693	0.008
	0.701	
11	1.110	0.004
	1.114	
12	0.758	0.001
	0.759	0.00.
13	0.832	0.002
15	0.830	0.002
14	1.264	0.001
14	1.265	0.001
15	1.206	0
13	1.206	O
16	0.818	0.001
10	0.819	0.001
17	0.526	0.005
1 /	0.521	0.005
18	1.423	0
10	1.423	U
19	0.773	0.002
19	0.775	0.002
20	0.873	0.004
20	0.877	0.004
21	1.387	0.006
21	1.393	0.006
22	1.417	0.003
22	1.420	0.003
23	0.887	0.002
23	0.889	0.002
24	0.888	0.002
24	0.891	0.003

- END OF Attachment of HRCR Item # 11: JFET Module Handling Document

END OF HRCR PACKAGE