


JPL Hardware Requirements Certification Review – SPIRE Element No. D-30473

Assembly / Subsystem		PEM			Phone		Section		Date
SPIRE		Martin Herman			(818) 354-8541		386		3 February, 2005
Drawing/ Part No.	Dwg. Rev.	Nomenclature			Serial No.	Model	Type	Final IR No.	Mass (Meas. / Req.)
10209750-1	B	JFET Module			012	FLIGHT	N/A	923845	275.8 gm / 305 gm
Check applicable answer and provide explanation in remarks column		Y	E	N	N	Remarks		Data Attachments	Signature & Date
1. Are all drawings and specifications complete, approved, released and frozen?		X						14. Latest Top Assembly drawings <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	<i>Cognizant Engineer</i>
2. Do the released drawings and specifications reflect all approved changes?		X						15. List of open ECRs <input type="checkbox"/> Attached <input checked="" type="checkbox"/> None	<i>PEM</i>
3. Is hardware identical to other hardware delivered? If no, provide difference list.		X						16. Waivers (RFW request for waiver) <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	<i>QA Engineer</i>
4. Does the hardware meet its functional requirements, specifications, waivers, ICDs?		X				EIDP attached. Also see item # 8 attachments.		17. Open MRB <input type="checkbox"/> Attached <input checked="" type="checkbox"/> None	<i>Environments/Reliability</i>
5. Are all IR and MRB dispositioned and concurred by QA?		X						18. Open PFR on this H/W <input type="checkbox"/> Attached <input checked="" type="checkbox"/> None	<i>Mission Assurance Mgr.</i>
6. Is complete as-built list information included in the build book?		X						19. Open PFR on similar H/W <input type="checkbox"/> Attached <input checked="" type="checkbox"/> None	<i>Project Office</i>
7. Have all required environmental tests & analyses been completed?		X				ETAS attached		20. Handling Document → See Item 11 <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	<i>P I</i>
8. Is all required assembly and/or subsystem level functional testing complete?		X				Performance Test Data Attached. Also see EIDP in item # 4.		21. Shortage List <input type="checkbox"/> Attached <input checked="" type="checkbox"/> None	
9. Have all piece parts, processes and materials been approved by JPL?		X						22. Requirements Verification Matrix <input checked="" type="checkbox"/> Attached (See #4, #7, #8) <input type="checkbox"/> None	
10. Does this hardware meet all contamination control requirements?		X				Parts, processes and MIUL met all contamination control and out-gassing requirements.		23. Qualification Status <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	
11. Are all shipping containers, shipping and special handling procedures ready?		X				See Attached Document D-26790		24. Mate / Demate Record <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	
12. Is additional work required to bring this hardware to flight readiness?			X					25. Operating Log <input checked="" type="checkbox"/> Attached (See Item # 24) <input type="checkbox"/> None	
13. Is this hardware acceptable for flight?		X						26. MICD <input checked="" type="checkbox"/> Attached <input type="checkbox"/> None	



SPIRE JFET Module S/N 012

RAL EIDP Table of Contents Versus JPL HRCR Check List Item Numbers

RAL EIDP Section Number	RAL EIDP Title	JPL HRCR Check List Item Number	Notes
1	Shipping Documents		Shipper and Final IR
2	Transportation, Packing, Handling & Integration Procedures	11	Special Handling Document D-26790
3	Certificate of Conformance / Delivery Review Board MOM		HRCR book is the C of C
4	As Built Configuration Status List	1 & 2	Assembly Drawings
5	List of Waivers	4	RFW (request for waiver) Attached
6	Copies of Waivers	4 & 7	RFW (request for waiver) Attached
7	List of Non-Conformance Reports		See RFW in 4 & 7
8	Copies of Non-Conformance Reports		See RFW in 4 & 7
9	Cleanliness Statement		Final IR QA Inspection
10	Operational Manual		NA
11	Top Level Drawings (inc. Family Tree)	14	Top Assembly Drawing
12	Interface Drawings	26	MICD Drawing
13	Functional, Block & Mechanical Drawings		NA
14	Electrical Circuit Drawings		NA
15	Serialized Components List		In build books – not shipped
16	Mass Properties/ Power Budget	HRCR Check List Page 1	Mass listed in HRCR check list
17	Qualification Status List / Test Matrix	23	Qualification Unit Test Matrix
18	Test Reports	4, 7, 8, 23	
19	Open Work / Deferred Work / Open Tests		NA
20	Calibration Data		NA
21	Historical Record	23	Qualification Unit Test Matrix
22	Manufacturing Logbook(s)		In build books – not shipped
23	Operating Time / Cycle Record	25	
24	Connector Mating Record	24	
25	Age Sensitive Items Record		NA
26	Pressure Vessels – History/Test Record		NA
27	Temporary Installation Record		NA
28	Reference List of EIDPs (Lower level)		NA
29	Other Useful Information		NA

JPL Hardware Requirements
Certification Review (HRCR)

Junction Field Effect Transistor (JFET)
Flight Module

10209750-1 S/N 012

SPIRE Element
Herschel Space Observatory Project

February 3, 2005

Configuration of Module, Boards & Membranes

Module 10209750-1	S/N 12	S/N 12
PWB 10209760-1	S/N 22	S/N 23
Membrane 10209758-1	J5.6.2	J5.6.3

Attachment of HRCR Items #1 Drawing Release Status

ALL ASSEMBLY & PARTS DRAWINGS ARE RELEASED IN PDMS

Released Drawings:

- 10209719-1 assembly built per released Rev. A drawing (studlock)**
- 10209722-1 assembly built per released Rev. B drawing (interface drawing)**
- 10209750-1 assembly built per released Rev. B drawing (module assy)**
- 10209751-1 assembly built per released Rev. B drawing (chassis 1)**
- 10209752-1 assembly built per released Rev. A drawing (chassis 2)**
- 10209753-1 assembly built per released Rev. A drawing (chassis 3)**
- 10209754-1 assembly built per released Rev. C drawing (mount)**
- 10209756-1 assembly built per released Rev. B drawing (chassis lid)**
- 10209757-1 assembly built per released Rev. A drawing (membrane)**
- 10209758-1 assembly built per released Rev. A drawing (membrane assy)**
- 10209759-1,-2,-4 redlined Rev. B drawing (gasket)**
- 10209760-1 assembly built per released Rev. C drawing (board assembly)**
- 10209761-1 assembly built per released Rev. C drawing (solder connector)**
- 10209769-1 assembly built per released Rev. A drawing (stiffener)**
- 10209777-1 assembly built per released Rev. B drawing (board)**
- 10209858-2 assembly built per released Rev. A drawing (special fastener)**
- 10217636-1 assembly built per released Rev. A drawing (clip)**

Attachment of HRCR Item #4: EIDP

EIDP Coveragepage For JFET Testing

Unit Identification						
Name	:	JFET PFM Module				
Part #	:	10209750-1				
S/N	:	#012				

Environmental Testing							
		Axes Tested	Temp	Duration/# of Cycle	Requirement	Source	Waiver
Random Vibration Test		X, Y, Z	Rm T	1 min/axis	X, Y, Z	SSSD, JFET-DES-07	
High Level Sine Vibe Test		None	NA	NA	X, Y, Z	SSSD, JFET-DES-07	HR-SP-JPL-RFW-005
Bakeout		NA	80 C	25 hrs	> 24 HRS		
Thermal Cycles		NA	RmT to 80 K	2	Minimum 1	D-20549	

Performance Characteristics						
		Specification		Source		Waiver
Power needed for <11 bad channels (Min Perf.)	8.00 mW	11 mW for CQM, 7 mW for PFM/FS		SSSD, JFET-TEC-05, JFET-PER-02		HR-SP-JPL-RFW-004
Power needed for <4 bad channels (Design Value)	8.29 mW	11 mW for CQM, 7 mW for PFM/FS		SSSD, JFET-TEC-05, JFET-PER-02		
Power needed for 100 % Yield per unit	8.98 mW	NA		NA		
Median Noise at < 11 bad chs.	9.29 nV/rtHz	<15 nV/rtHz Min Performance	<7 nV/rtHz Design Value	SSSD, JFET-PER-01		
Median Noise at < 4 bad chs.	8.19 nV/rtHz			SSSD, JFET-PER-01		
Median Noise at 100 % Yield.	7.87 nV/rtHz			SSSD, JFET-PER-01		
# of Channels over the max. offset voltage	0	< 15 mV		SSSD, BDA-DRCU-27		
Common Mode Rejection Ratio	< -60 dB by design, as measured in EM4 unit				SSSD, BDA-DRCU-11	

Board Level Details						
		Board SN 022 (JAA'-JDD')		Board SN 023 (JAA'-JDD)		Source
# Channels Tested	:	24		24		
Median Noise at 3.5 mW	:	12.48 nV/rtHz		19.97 nV/rtHz		SSSD, JFET-PER-01
# of good channels at 3.5 mW	:	14	58.3% Yield	7	29.2% Yield	SSSD, JFET-PER-02
Power Needed for 100 % Yield	:	4.57 mW		4.41 mW		SSSD, JFET-PER-02
Median Noise at High Power (w/ 100 % Yield)		8.28 nV/rtHz		7.41 nV/rtHz		SSSD, JFET-PER-01
Median Gain at High Power		0.98		0.98		NA
Heater Resistance, 4K Reference value		3.23 kΩ		3.5 kΩ		NA

Definitions						
Good Channels	:	Noise less than a min. performance value of 15 nV/rtHz				
Yield	:	# of Good Channels / 24				
Filenames						
Noise Measurements	:	JFET_Mod12_brd22, 23_Noise_perf.pdf				
Source Voltages (RmT, 4K)	:	JFET Module 12,15 voltage data.pdf				
Notes						
1)	The Base temperature for all performance characterization was 4K					
2)	All Noise Measurements were made with the inputs shorted to ground					
3)	Type of membranes:	SN022: 31% Overetched		SN023: 33% Overetched		

Attachment of HRCR Item # 4: RFW (request for waiver)

		RFW/RFD Number:	HR-SP-JPL-RFW-013	
Spacecraft / Project	Herschel	Originator's Name	Steve Tseng	
System / Experiment / Model	1.1 SPIRE	Signature / Date		
Sub-System	detectors	Request Type (Highlight applicable request)	Waiver (RFW)	Deviation (RFD)
Assembly	JFET modules	1.1.1.1 <u>Organisation</u>	Jet Propulsion Laboratory	
Sub-Assembly		Ref. Doc. / Drwg No.	SPIRE-JPL-PRJ-000456	
Item		References		
Serial No.				
RFW/RFD Title	JFET Power Dissipation s/n 012			

End Items(s) Affected (Hardware, Software)				
Name	CI-Number	Model(s)		
JFET Module p/n 10209750 s/n 012		PFM		
Requirement / Interface Documents Affected				
Specification/Drawing Title	Number	Issue	Date	App. Paragraph
BDA-SSSD	SPIRE-JPL-PRJ-0004456	3.2	7/1/03	JFET-PER-01 JFET-PER-02 JFET-TEC-05
Description of Deviation / Discrepancy / Non-Conformance				
<p>Requirement states that dissipation of photometer JFETs is to be less than 7 mW average, while supplying 90% of channels with voltage noise < 15 nV/rHz according to BDA-SSSD JFET-PER-01, JFET-PER-02, JFET-TEC-05. Measured JFET performance of the JFETs indicates that 8.98 mW of power dissipation will be required to meet the specified yield and noise performance specifications.</p>				
Other Items or Requirements (Potentially) Affected				
<p>Overall sensitivity of the bolometer sub-system is affected by JFET noise performance. JFET power dissipation impacts the heat sink temperature of the 3He refrigerator and may in turn increase the base detector temperature. Dissipation of JFETs affects power dissipation on cryostat.</p>				
Need for RFW/RFD and Rationale for Acceptance				
<p>Measured JFET performance of JFETs indicates that 10.30 mW of power dissipation will be required to meet the specified yield and noise performance specifications. JPL is unable to significantly alter the JFET fabrication process in order to meet the power specification without undue risk to the stated PFM/FS delivery dates. Furthermore, JPL requests a full system optimisation to revisit the noise and power requirements on the JFETs. The JFET modules can meet the noise design value with 100 % yield at higher dissipation.</p>				
	Approved	Rejected	Name	Date
Engineering:				
Product Assurance:				
CCB-Chairman:				
Principal Investigator				
Product Assurance:				
Co-Investigator				
Prime Contractor				
ESA Project Office				

Attachment of HRCR Item #7: RFW (request for waiver)

RFW/RFD Number:	HR-SP-JPL-RFW-005
------------------------	--------------------------

Spacecraft / Project	Herschel	Originator's Name	Kalyani Sukhatme	
System / Experiment / Model	SPIRE	Signature / Date		
Sub-System	detectors	Request Type (Highlight applicable request)	Waiver (RFW)	Deviation (RFD)
Assembly		Organisation	Jet Propulsion Laboratory	
Sub-Assembly		Ref. Doc. / Drwg No.	SPIRE-JPL-PRJ-000456	
Item		References		
Serial No.				
RFW/RFD Title	BDA and JFET module sine test deletion			

End Items(s) Affected (Hardware, Software)		
Name	CI-Number	Model(s)
Bolometric Detector Assemblies JFET Modules		CQM, PFM, FS CQM, PFM, FS

Requirement / Interface Documents Affected				
Specification/Drawing Title	Number	Issue	Date	App. Paragraph
BDA-SSSD (SPIRE-JPL-PRJ-000456)		3.2	Jan 7, 2003	BDA-DES-10, JFET-DES-07

Description of Deviation / Discrepancy / Non-Conformance
 High Level Sine- Vibe Test is not performed on these units

Other Items or Requirements (Potentially) Affected

Need for RFW/RFD and Rationale for Acceptance
 The hardware has to be qualified under a cold vibration test and is installed in the cold vibration facility for the purpose of the test. The high level sine vibration test configuration will put the hardware and the personnel at risk since the cold vibration facility is not structurally capable of withstanding the high levels. Obtaining additional resources (cost and schedule) for developing a new set-up is not feasible at this time.

	Approved	Rejected	Name	Date
JPL Engineering:				
JPL Product Assurance:				
CCB-Chairman:				
Principal Investigator				
Product Assurance:				
Co-Investigator				
Prime Contractor				
ESA Project Office				

Attachment of HRCR Item #7: ETAS (environmental test summary)

Attachment of HRCR Item #7: ETAS (environmental test summary)

Attachment of HRCR Item #7: ETAS (environmental test summary)

Attachment of HRCR Item # 8: Test Data - Source Voltage & Noise For Module 12

JFET SOURCE VOLTAGE MEASUREMENT

Post Vibe, post bake, SN12,15 module, grn dewar, rm T.

PERF TEST Post Vibe, post bake, SN12,15 module, grn dewar, Helium.

Date		11/5/2004	11/5/2004	11/5/2004	11/5/2004	11/9/2004	11/9/2004	11/9/2004	11/9/2004
T _{plate}		Rm T	Rm T	Rm T	Rm T	4K	4K	4K	4K
V _{dd}		3	3	3	3	3	3	3	3
V _{ss}		-1.5	1.5	-1.5	-1.5	-1.5	1.5	-1.5	-1.5
I _{dd}		1.0288	0.9858	1.22	1.1346	0.9591	0.9247	1.1077	1.0211
I _{ss}		1.0289	0.9839	1.2181	1.1327	0.9608	0.9258	1.1088	1.0223
SN		22	23	34	35	22	23	34	35
Channel #		DELTA	DELTA	DELTA	DELTA	DELTA	DELTA	DELTA	DELTA
1	a	1.002	0.973	0.977	1.125	0.891	0.843	0.895	0.829
	b	0.999	0.976	0.978	1.123	0.884	0.847	0.884	0.826
2	a	1.041	1.597	1.039	0.746	0.729	1.293	0.749	0.434
	b	1.043	1.578	1.038	0.741	0.734	1.277	0.745	0.428
3	a	1.037	1.516	1.214	1.196	0.725	1.209	0.930	0.901
	b	1.042	1.524	1.211	1.196	0.730	1.218	0.927	0.901
4	a	0.981	0.980	0.894	1.149	0.862	0.649	0.599	0.849
	b	0.980	0.977	0.899	1.149	0.862	0.644	0.595	0.852
5	a	1.420	0.965	1.781	0.921	1.102	0.830	1.520	0.816
	b	1.429	0.965	1.793	0.926	1.109	0.832	1.534	0.824
6	a	1.745	1.727	0.974	0.980	1.466	1.405	0.881	0.857
	b	1.758	1.714	0.972	0.981	1.477	1.391	0.881	0.857
7	a	0.974	1.342	0.996	1.108	0.851	1.021	0.889	0.808
	b	0.970	1.335	1.000	1.107	0.848	1.014	0.895	0.805
8	a	1.000	0.897	0.982	0.820	0.882	0.865	0.868	0.509
	b	0.999	0.895	0.986	0.825	0.880	0.858	0.869	0.515
9	a	0.964	1.415	1.048	1.286	0.638	1.093	0.749	0.992
	b	0.965	1.422	1.045	1.279	0.641	1.099	0.744	0.984
10	a	0.973	1.058	0.981	1.314	0.649	0.727	0.883	1.020
	b	0.972	1.058	0.978	1.319	0.647	0.726	0.881	1.023
11	a	0.969	0.527	1.187	0.970	0.837	0.168	0.856	0.851
	b	0.972	0.516	1.155	0.968	0.842	0.156	0.857	0.850
12	a	0.971	0.918	1.311	0.950	0.841	0.573	1.024	0.839
	b	0.973	0.927	1.318	0.947	0.844	0.582	1.030	0.835
13	a	0.970	1.414	1.011	0.971	0.845	1.097	0.708	0.853
	b	0.972	1.405	1.011	0.974	0.849	1.089	0.708	0.856
14	a	1.246	0.961	1.081	0.987	0.933	0.622	0.754	0.873
	b	1.240	0.963	1.084	0.986	0.929	0.625	0.757	0.871
15	a	1.307	0.962	1.172	0.847	0.992	0.613	0.877	0.519
	b	1.262	0.962	1.176	0.845	0.982	0.615	0.882	0.516
16	a	1.534	1.749	0.745	1.113	1.242	1.451	0.422	0.805
	b	1.540	1.759	0.757	1.114	1.246	1.461	0.434	0.804
17	a	1.116	1.002	1.145	0.991	0.808	0.875	0.851	0.882
	b	1.123	1.008	1.144	0.988	0.813	0.880	0.849	0.879
18	a	0.961	1.095	1.146	1.067	0.846	0.769	0.856	0.782
	b	0.960	1.094	1.152	1.064	0.841	0.770	0.861	0.756
19	a	0.931	0.970	0.899	0.506	0.819	0.641	0.594	0.181
	b	0.934	0.970	0.888	0.498	0.822	0.642	0.591	0.173
20	a	0.963	0.846	1.119	0.980	0.633	0.515	0.824	0.852
	b	0.964	0.849	1.116	0.976	0.638	0.519	0.824	0.849
21	a	0.966	1.641	1.164	1.358	0.660	1.341	0.874	1.071
	b	0.964	1.631	1.189	1.359	0.648	1.331	0.880	1.071
22	a	1.022	1.672	1.256	1.044	0.712	1.373	0.970	0.743
	b	1.026	1.667	1.255	1.043	0.714	1.370	0.972	0.743
23	a	1.007	0.981	1.700	0.963	0.864	0.639	1.437	0.857
	b	1.007	0.960	1.711	0.960	0.866	0.633	1.449	0.856
24	a	0.982	1.708	1.058	0.981	0.868	1.407	0.789	0.870
	b	0.983	1.695	1.055	0.981	0.868	1.398	0.767	0.874

Attachment of HRCR Item # 8: Test Data - Source Voltage & Noise

Board S/N 022 in Module S/N 012

	Pwr1	Pwr2	Pwr3	Pwr4	Pwr5	Pwr5b	Pwr7
Vdd (V)	2.8	2.8	2.8	2.8	2.8	2.8	2.6
Vss (V)	-1.7	-1.8	-1.9	-1.85	-1.75	-1.6	-1.5
Vdd' (V)	2.518	2.507	2.495	2.501	2.512	2.53	2.342
Vss' (V)	-1.424	-1.513	-1.602	-1.557	-1.469	-1.336	-1.248
Idd (mA)	1.081	1.0867	1.1682	1.1462	1.1025	1.0372	0.989
Iss (mA)	1.0433	1.1243	1.13	1.1086	1.0651	0.9997	0.9524
I (mA)	1.06215	1.1055	1.1491	1.1274	1.0838	1.01845	0.9707
P (mW)	4.1869953	4.44411	4.7078627	4.5749892	4.3146078	3.9373277	3.484813

Channel Num			Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	
15	Channel: 1	8.57	9.36	9.53	12.68	13.99	13.85	9.18
14	Channel: 2	9.51	6.81	7.30	7.18	8.20	11.35	9.73
13	Channel: 3	19.83	11.28	8.52	10.28	14.21	26.98	41.15
12	Channel: 4	6.77	6.81	6.21	6.34	5.60	6.82	9.20
10	Channel: 5	22.33	12.03	7.79	9.72	13.01	42.45	114.55
9	Channel: 6	8.96	7.67	6.76	6.77	8.01	11.42	32.56
8	Channel: 7	20.07	10.52	7.67	9.79	16.12	33.08	29.73
7	Channel: 8	7.36	6.44	7.15	7.85	8.18	6.83	10.72
6	Channel: 9	6.48	5.90	6.69	6.11	5.50	6.52	7.74
5	Channel: 10	28.92	17.89	12.86	12.95	23.85	42.74	36.60
4	Channel: 11	13.87	10.30	5.25	8.30	11.77	20.68	53.01
3	Channel: 12	9.96	6.67	6.04	5.32	7.00	15.35	59.17
28	Channel: 13	6.19	6.32	4.73	8.26	5.34	8.25	13.20
27	Channel: 14	6.97	6.07	6.34	8.54	7.58	8.98	12.65
26	Channel: 15	6.55	6.57	6.17	9.06	7.07	9.54	19.05
25	Channel: 16	6.98	6.21	5.76	6.64	6.57	9.00	19.42
24	Channel: 17	7.13	6.92	9.56	8.44	8.07	6.93	8.87
23	Channel: 18	11.86	11.82	11.66	10.16	11.61	11.84	12.27
22	Channel: 19	8.10	8.25	7.70	8.61	9.47	10.81	11.24
21	Channel: 20	8.78	6.20	5.55	7.89	6.28	9.01	21.35
19	Channel: 21	6.79	7.81	7.84	8.92	7.46	6.75	10.02
18	Channel: 22	7.36	7.26	6.92	7.63	7.00	7.52	8.21
17	Channel: 23	4.87	5.87	5.05	4.95	6.65	6.19	6.79
16	Channel: 24	7.69	6.85	7.84	7.67	7.31	6.51	8.26
	Median	7.90	6.88	7.03	8.28	7.79	9.27	12.46
	Overall Mean	10.50	8.24	7.37	8.34	9.41	14.14	23.53
	Good Mean	8.04	7.82	7.37	8.34	8.45	8.78	9.86
	MP Req'd					15		
	Yield	0.83	0.96	1.00	1.00	0.92	0.75	0.58
	# Good Ch.	20	23	24	24	22	18	14
	# Bad Ch.	4	1	0	0	2	6	10

Attachment of HRCR Item # 8: Test Data - Source Voltage & Noise

Board S/N 023 in Module S/N 012

	Pwr1	Pwr2	Pwr3	Pwr4	Pwr5	Pwr5b	Pwr7	Pwr8
Vdd (V)	2.8	2.9	2.8	2.8	2.8	2.8	2.8	2.7
Vss (V)	-1.8	-1.8	-1.7	-1.6	-1.65	-1.67	-1.63	-1.5
Vdd' (V)	2.518	2.618	2.528	2.538	2.533	2.531	2.534	2.449
Vss' (V)	-1.524	-1.524	-1.435	-1.346	-1.39	-1.408	-1.372	-1.256
Idd (mA)	1.0838	1.0858	1.0441	1.0042	1.0239	1.0321	1.0159	0.9612
Iss (mA)	1.0412	1.0424	1.0015	0.9616	0.9616	0.9894	0.9737	0.9194
I (mA)	1.0625	1.0641	1.0228	0.9829	0.99275	1.01075	0.9948	0.9403
P (mW)	4.294625	4.4075022	4.0533564	3.8175836	3.89455825	3.98134425	3.8856888	3.4838115

Channel Num	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz	Vn @150 Hz
15	19.12	14.42	29.49	45.15	41.92	35.94	41.83
14	5.83	6.25	8.03	7.79	7.93	7.49	6.59
13	6.57	6.77	6.51	7.27	7.20	6.62	9.78
12	6.56	7.37	5.74	6.10	7.36	6.08	11.15
10	6.07	6.57	7.14	6.43	7.02	7.28	6.90
9	6.71	7.44	9.86	15.05	11.64	10.91	12.18
8	7.46	5.14	7.82	17.07	10.75	9.85	11.64
7	10.68	9.40	18.46	24.54	23.36	16.82	22.53
6	10.13	9.40	11.29	12.05	10.98	9.86	10.89
5	7.90	8.48	9.94	13.88	11.51	10.69	13.68
4	6.69	6.70	9.76	10.44	11.27	10.02	13.26
3	7.29	6.29	8.42	13.86	12.83	9.97	11.01
28	8.60	9.13	10.12	15.91	15.41	12.54	15.88
27	11.62	13.09	13.13	17.24	13.69	13.36	15.65
26	9.60	10.50	10.99	15.48	13.01	12.06	14.49
25	6.36	8.04	7.08	9.24	7.01	6.50	7.86
24	6.60	7.16	8.47	9.27	8.52	8.75	10.15
23	7.38	7.02	6.30	6.12	6.79	6.80	6.87
22	7.47	7.36	5.76	9.32	8.14	8.51	9.67
21	7.43	11.84	9.04	14.93	10.78	12.50	14.09
19	7.25	8.48	6.26	8.42	8.05	7.26	7.89
18	5.99	6.83	6.76	10.30	7.99	7.89	7.70
17	6.51	6.05	7.20	10.61	6.28	7.45	7.56
16	6.71	7.79	8.75	14.80	10.96	9.80	11.98
Median	7.27	7.41	8.44	11.33	10.76	9.82	11.08
Overall Mean	8.02	8.23	9.68	13.39	11.68	10.62	12.55
Good Mean	7.54	8.23	8.38	10.05	9.51	9.19	10.27
MP Req'd					15		
Yield	0.96	1.00	0.92	0.71	0.88	0.92	0.83
# Good Ch.	23	24	22	17	21	22	20
# Bad Ch.	1	0	2	7	3	2	4

Attachment of HRCR Item # 9: SPIRE MIUL Cover Page

MIUL = Material Identification & Utilization List

Materials and Processes List

SPIRE

JPL D-25725

REV B
1/05/04

This technical data is export controlled under U.S. law and is being transferred by JPL to ESA for use exclusively on the Herschel/Planck projects. The information may not be used for any other purposes, and shall not be re-transferred or disclosed to any other party without the prior written approval of NASA.


Reviewed by:


M. Knopp M&P Engineer

Attachment of HRCR Item # 11:

**See End of This HRCR Package for
“JFET Module Handling Document”**

Attachment of HRCR Item # 14: JFET Module Top Assembly Drawing 10209750-1



Attachment of HRCR Item # 23: Qualification Compliance Test

Qualification Model JFET Module

EIDP Coveragepage For JFET Testing						
Unit Identification						
Name	:	JFET QM Module				
Part #	:	10209750-1				
S/N	:	#001				
Environmental Testing						
		Axes Tested	Temperature	Duration/# of Cycle	Requirement	Source
Random Vibration Test		X, Y, Z	100 K	2 min/axis	X, Y, Z	SSSD, JFET-DES-07
High Level Sine Vibe Test		None	NA	NA	X, Y, Z	SSSD, JFET-DES-07
Bakeout		NA	80 C	72 Hours	80C, 72 Hrs	D-20549
Thermal Cycles		NA	RmT to 80 K	27	Minimum 15	D-20549
Performance Characteristics						
					Specification	Source
Power needed for <11 bad channels (Min Perf.)		9.1 mW			11 mW for CQM, 7 mW for PFM/FS	SSSD, JFET-TEC-05, JFET-PER-02
Power needed for <4 bad channels (Design Value)		10.8 mW			11 mW for CQM, 7 mW for PFM/FS	SSSD, JFET-TEC-05, JFET-PER-02
Power needed for 100 % Yield per unit		13.5 mW			NA	NA
Median Noise at < 11 bad chs.		7.13 nV/rtHz	<15 nV/rtHz			SSSD, JFET-PER-01
Median Noise at < 4 bad chs.		6.1 nV/rtHz	Min	<7 nV/rtHz		SSSD, JFET-PER-01
Median Noise at 100 % Yield.		6.97 nV/rtHz	Performance	Design Value		SSSD, JFET-PER-01
# of Channels over the max. offset voltage		0	< 15 mV for CQM			SSSD, BDA-DRCU-27
			< 15 mV for PFM/FS			SSSD, BDA-DRCU-11
Common Mode Rejection Ratio		< -60 dB by design, as measured in EM4 unit				
Board Level Detail						
					Board SN 001	Source
# Channels Tested	:	24				
Median Noise at 3.5 mW	:	18 nV/rtHz				SSSD, JFET-PER-01
# of good channels at 3.5 mW	:	7	29% Yield			SSSD, JFET-PER-02
Power Needed for 100 % Yield	:	6.75 mW				SSSD, JFET-PER-02
Median Noise at High Power (w/ 100 % Yield)		6.97 nV/rtHz				SSSD, JFET-PER-01
Median Gain at High Power		0.98				NA
Definitions						
Good Channels	:	Noise less than a min. performance value of 15 nV/rtHz				
Yield	:	# of Good Channels / 24				
Filenames						
Noise Measurements	:	QualJFETPostVibeNoise_Summary.pdf				
Notes						
1) The Base temperature for all performance characterization was 4K						
2) All Noise Measurements were made with the inputs shorted to ground						

Attachment of HRCR Item # 24 & #25: Mate/Demate & Operation Logs

Hardware ID		JFET		S/N		12, 15			
Date	Time	AIDS	Power	Mate	Demate	Transport		Notes	
11/5/04		244299		X		X		103 → 183	
11/5/04		"	X					.5 hr each board, warm S.V.	
11/5/04		"						pump out	
11/9/04		"						transfer LN2 (77K)	
11/9/04		"						transfer helium (4K)	
11/9/04		"	X					4 hours, board 34, noise data	
11/10/04		"	X					8 hrs, " "	
11/11/04		"	X					1 hr, " "	
11/11/04		"	X					8 hrs, board 35, noise data	
11/12/04		"	X					2 hrs, board 34, gain data, CMRR	
11/12/04		"	X					3 hrs, board 35, gain, CMRR	
11/16/04		"		X	X			begin warm-up	
11/16/04		"						switch connector to fix prob. w/ SPIRZ	
11/17/04		"						pump out	
11/17/04		"						go to LN2, helium	
11/19/04		"	X					Prob fixed (GSE).	
11/19/04		"	X					6 hrs, board 22, noise data	
11/22/04		"	X					2 hrs, board 22, noise data	
11/22/04		"	X					6 hrs, board 23, noise data	
11/23/04		"	X					2 hrs, " "	
11/23/04		"	X					3 hrs, " gain, CMRR	
11/23/04		"	X					3 hrs, board 22, gain, CMRR	
11/30/04		"	X					.5 hrs each board, warm S.V.	
12/1/04		"			X	X		183 → 103	

Attachment of HRCR Items # 24 & # 25: Mate/Demate & Operation Logs (PWB S/N 022)

Attachment of HRCR Items # 24 & # 25: Mate/Demate & Operation Logs (PWB S/N 023)

Attachment of HRCR Item # 26: MICD - JFET Interface Drawing 10209722 (p 2 of 2)

	12	11	10	9	8	7	6	5	4	3	2	1				
H	JAA JFET OUTPUT 1B			JAB JFET OUTPUT 2A			JCC JFET INPUT 1			JDD JFET SERVICE 1			JCD' JFET INPUT 2			
	PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		
	1	SIGNAL M+		1	SIGNAL M+		1	BIAS V+		1	VSS		1	BIAS V+		
	2	SIGNAL N+		2	SIGNAL N+		2	BIAS V-		2	V+		2	BIAS V-		
	3	SIGNAL P+		3	SIGNAL P+		3	SIGNAL Y+		3	H+		3	SIGNAL Y+		
	4	SIGNAL R+		4	SIGNAL R+		4	SIGNAL W-		4	V-		4	SIGNAL W-		
	5	SIGNAL S+		5	SIGNAL S+		5	SIGNAL V+		5	V-		5	SIGNAL V+		
	6	SIGNAL T+		6	SIGNAL T+		6	SIGNAL T+		6	H+		6	SIGNAL T+		
	7	SIGNAL U-		7	SIGNAL U-		7	SIGNAL S-		7	V+		7	SIGNAL S-		
	8	SIGNAL V-		8	SIGNAL V-		8	SIGNAL P+		8	VSS		8	SIGNAL P+		
	9	SIGNAL W-		9	SIGNAL W-		9	SIGNAL N-		9	BIAS GND		9	SIGNAL N-		
	10	SIGNAL X-		10	SIGNAL X-		10	SIGNAL L-		10	Vdd		10	SIGNAL L-		
	11	SIGNAL Y-		11	SIGNAL Y-		11	SIGNAL K+		11	H-		11	SIGNAL K+		
	12	SIGNAL Z-		12	SIGNAL Z-		12	SIGNAL I-		12	CHASSIS GND		12	SIGNAL I-		
	13	FPU GND		13	FPU GND		13	SIGNAL H+		13	H-		13	SIGNAL H+		
	14	SIGNAL M-		14	SIGNAL M-		14	SIGNAL F+		14	Vdd		14	SIGNAL F+		
	15	SIGNAL N-		15	SIGNAL N-		15	SIGNAL E-		15	BIAS GND		15	SIGNAL E-		
	16	SIGNAL P-		16	SIGNAL P-		16	SIGNAL C+		JDD' JFET SERVICE 2				16	SIGNAL C+	
	17	SIGNAL R-		17	SIGNAL R-		17	SIGNAL B-		PIN #	PIN PURPOSE		17	SIGNAL B-		
	18	SIGNAL S-		18	SIGNAL S-		18	SIGNAL A-		1	VSS'		18	SIGNAL A-		
	19	SIGNAL T-		19	SIGNAL T-		19	BIAS GND		2	V+		19	BIAS GND'		
	20	SIGNAL U+		20	SIGNAL U+		20	SIGNAL Z+		3	H+		20	SIGNAL Z+		
	21	SIGNAL V+		21	SIGNAL V+		21	SIGNAL X-		4	V-		21	SIGNAL X-		
	22	SIGNAL W+		22	SIGNAL W+		22	SIGNAL W+		5	V-		22	SIGNAL W+		
	23	SIGNAL X+		23	SIGNAL X+		23	SIGNAL U-		6	H+		23	SIGNAL U-		
24	SIGNAL Y+		24	SIGNAL Y+		24	SIGNAL T-		7	V+		24	SIGNAL T-			
25	SIGNAL Z+		25	SIGNAL Z+		25	SIGNAL R+		8	VSS'		25	SIGNAL R+			
G	JBB JFET OUTPUT 1A			JBB' JFET OUTPUT 2B			JCC' JFET INPUT 2			JDD' JFET SERVICE 2			JCD' JFET INPUT 2			
	PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		
	1	SIGNAL A+		1	SIGNAL A+		26	SIGNAL P-		9	BIAS GND'		26	SIGNAL P-		
	2	SIGNAL B+		2	SIGNAL B+		27	SIGNAL M+		10	Vdd'		27	SIGNAL M+		
	3	SIGNAL C+		3	SIGNAL C+		28	SIGNAL L+		11	H-		28	SIGNAL L+		
	4	SIGNAL D+		4	SIGNAL D+		29	SIGNAL J-		12	CHASSIS GND'		29	SIGNAL J+		
	5	SIGNAL E+		5	SIGNAL E+		30	SIGNAL I+		13	H-		30	SIGNAL I+		
	6	SIGNAL F+		6	SIGNAL F+		31	SIGNAL G-		14	Vdd'		31	SIGNAL G-		
	7	SIGNAL G-		7	SIGNAL G-		32	SIGNAL F-		15	BIAS GND'		32	SIGNAL F-		
	8	SIGNAL H-		8	SIGNAL H-		33	SIGNAL D+		33	BIAS GND'		33	SIGNAL D+		
	9	SIGNAL I-		9	SIGNAL I-		34	SIGNAL C-		34	BIAS GND'		34	SIGNAL C-		
	10	SIGNAL J-		10	SIGNAL J-		35	SIGNAL A+		35	BIAS GND'		35	SIGNAL A+		
	11	SIGNAL K-		11	SIGNAL K-		36	SIGNAL Z-		36	BIAS GND'		36	SIGNAL Z-		
	12	SIGNAL L-		12	SIGNAL L-		37	SIGNAL Y-		37	BIAS GND'		37	SIGNAL Y-		
	13	FPU GND		13	FPU GND		38	SIGNAL X+		38	BIAS GND'		38	SIGNAL X+		
	14	SIGNAL A-		14	SIGNAL A-		39	SIGNAL V-		39	BIAS GND'		39	SIGNAL V-		
	15	SIGNAL B-		15	SIGNAL B-		40	SIGNAL U+		40	BIAS GND'		40	SIGNAL U+		
	16	SIGNAL C-		16	SIGNAL C-		41	SIGNAL S+		41	BIAS GND'		41	SIGNAL S+		
	17	SIGNAL D-		17	SIGNAL D-		42	SIGNAL R-		42	BIAS GND'		42	SIGNAL R-		
	18	SIGNAL E-		18	SIGNAL E-		43	SIGNAL N+		43	BIAS GND'		43	SIGNAL N+		
	19	SIGNAL F-		19	SIGNAL F-		44	SIGNAL M-		44	BIAS GND'		44	SIGNAL M-		
	20	SIGNAL G+		20	SIGNAL G+		45	SIGNAL K-		45	BIAS GND'		45	SIGNAL K-		
	21	SIGNAL H+		21	SIGNAL H+		46	SIGNAL J+		46	BIAS GND'		46	SIGNAL J+		
	22	SIGNAL I+		22	SIGNAL I+		47	SIGNAL H-		47	BIAS GND'		47	SIGNAL H-		
	23	SIGNAL J+		23	SIGNAL J+		48	SIGNAL G+		48	BIAS GND'		48	SIGNAL G+		
24	SIGNAL K+		24	SIGNAL K+		49	SIGNAL E+		49	BIAS GND'		49	SIGNAL E+			
25	SIGNAL L+		25	SIGNAL L+		50	SIGNAL D-		50	BIAS GND'		50	SIGNAL D-			
25	SIGNAL L+		25	SIGNAL L+		51	SIGNAL B+		51	BIAS GND'		51	SIGNAL B+			
F	JBB JFET OUTPUT 1A			JBB' JFET OUTPUT 2B			JCC' JFET INPUT 2			JDD' JFET SERVICE 2			JCD' JFET INPUT 2			
	PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		
	1	SIGNAL A+		1	SIGNAL A+		26	SIGNAL P-		9	BIAS GND'		26	SIGNAL P-		
	2	SIGNAL B+		2	SIGNAL B+		27	SIGNAL M+		10	Vdd'		27	SIGNAL M+		
	3	SIGNAL C+		3	SIGNAL C+		28	SIGNAL L+		11	H-		28	SIGNAL L+		
	4	SIGNAL D+		4	SIGNAL D+		29	SIGNAL J-		12	CHASSIS GND'		29	SIGNAL J+		
	5	SIGNAL E+		5	SIGNAL E+		30	SIGNAL I+		13	H-		30	SIGNAL I+		
	6	SIGNAL F+		6	SIGNAL F+		31	SIGNAL G-		14	Vdd'		31	SIGNAL G-		
	7	SIGNAL G-		7	SIGNAL G-		32	SIGNAL F-		15	BIAS GND'		32	SIGNAL F-		
	8	SIGNAL H-		8	SIGNAL H-		33	SIGNAL D+		33	BIAS GND'		33	SIGNAL D+		
	9	SIGNAL I-		9	SIGNAL I-		34	SIGNAL C-		34	BIAS GND'		34	SIGNAL C-		
	10	SIGNAL J-		10	SIGNAL J-		35	SIGNAL A+		35	BIAS GND'		35	SIGNAL A+		
	11	SIGNAL K-		11	SIGNAL K-		36	SIGNAL Z-		36	BIAS GND'		36	SIGNAL Z-		
	12	SIGNAL L-		12	SIGNAL L-		37	SIGNAL Y-		37	BIAS GND'		37	SIGNAL Y-		
	13	FPU GND		13	FPU GND		38	SIGNAL X+		38	BIAS GND'		38	SIGNAL X+		
	14	SIGNAL A-		14	SIGNAL A-		39	SIGNAL V-		39	BIAS GND'		39	SIGNAL V-		
	15	SIGNAL B-		15	SIGNAL B-		40	SIGNAL U+		40	BIAS GND'		40	SIGNAL U+		
	16	SIGNAL C-		16	SIGNAL C-		41	SIGNAL S+		41	BIAS GND'		41	SIGNAL S+		
	17	SIGNAL D-		17	SIGNAL D-		42	SIGNAL R-		42	BIAS GND'		42	SIGNAL R-		
	18	SIGNAL E-		18	SIGNAL E-		43	SIGNAL N+		43	BIAS GND'		43	SIGNAL N+		
	19	SIGNAL F-		19	SIGNAL F-		44	SIGNAL M-		44	BIAS GND'		44	SIGNAL M-		
	20	SIGNAL G+		20	SIGNAL G+		45	SIGNAL K-		45	BIAS GND'		45	SIGNAL K-		
	21	SIGNAL H+		21	SIGNAL H+		46	SIGNAL J+		46	BIAS GND'		46	SIGNAL J+		
	22	SIGNAL I+		22	SIGNAL I+		47	SIGNAL H-		47	BIAS GND'		47	SIGNAL H-		
	23	SIGNAL J+		23	SIGNAL J+		48	SIGNAL G+		48	BIAS GND'		48	SIGNAL G+		
24	SIGNAL K+		24	SIGNAL K+		49	SIGNAL E+		49	BIAS GND'		49	SIGNAL E+			
25	SIGNAL L+		25	SIGNAL L+		50	SIGNAL D-		50	BIAS GND'		50	SIGNAL D-			
25	SIGNAL L+		25	SIGNAL L+		51	SIGNAL B+		51	BIAS GND'		51	SIGNAL B+			
E	JBB JFET OUTPUT 1A			JBB' JFET OUTPUT 2B			JCC' JFET INPUT 2			JDD' JFET SERVICE 2			JCD' JFET INPUT 2			
	PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		
	1	SIGNAL A+		1	SIGNAL A+		26	SIGNAL P-		9	BIAS GND'		26	SIGNAL P-		
	2	SIGNAL B+		2	SIGNAL B+		27	SIGNAL M+		10	Vdd'		27	SIGNAL M+		
	3	SIGNAL C+		3	SIGNAL C+		28	SIGNAL L+		11	H-		28	SIGNAL L+		
	4	SIGNAL D+		4	SIGNAL D+		29	SIGNAL J-		12	CHASSIS GND'		29	SIGNAL J+		
	5	SIGNAL E+		5	SIGNAL E+		30	SIGNAL I+		13	H-		30	SIGNAL I+		
	6	SIGNAL F+		6	SIGNAL F+		31	SIGNAL G-		14	Vdd'		31	SIGNAL G-		
	7	SIGNAL G-		7	SIGNAL G-		32	SIGNAL F-		15	BIAS GND'		32	SIGNAL F-		
	8	SIGNAL H-		8	SIGNAL H-		33	SIGNAL D+		33	BIAS GND'		33	SIGNAL D+		
	9	SIGNAL I-		9	SIGNAL I-		34	SIGNAL C-		34	BIAS GND'		34	SIGNAL C-		
	10	SIGNAL J-		10	SIGNAL J-		35	SIGNAL A+		35	BIAS GND'		35	SIGNAL A+		
	11	SIGNAL K-		11	SIGNAL K-		36	SIGNAL Z-		36	BIAS GND'		36	SIGNAL Z-		
	12	SIGNAL L-		12	SIGNAL L-		37	SIGNAL Y-		37	BIAS GND'		37	SIGNAL Y-		
	13	FPU GND		13	FPU GND		38	SIGNAL X+		38	BIAS GND'		38	SIGNAL X+		
	14	SIGNAL A-		14	SIGNAL A-		39	SIGNAL V-		39	BIAS GND'		39	SIGNAL V-		
	15	SIGNAL B-		15	SIGNAL B-		40	SIGNAL U+		40	BIAS GND'		40	SIGNAL U+		
	16	SIGNAL C-		16	SIGNAL C-		41	SIGNAL S+		41	BIAS GND'		41	SIGNAL S+		
	17	SIGNAL D-		17	SIGNAL D-		42	SIGNAL R-		42	BIAS GND'		42	SIGNAL R-		
	18	SIGNAL E-		18	SIGNAL E-		43	SIGNAL N+		43	BIAS GND'		43	SIGNAL N+		
	19	SIGNAL F-		19	SIGNAL F-		44	SIGNAL M-		44	BIAS GND'		44	SIGNAL M-		
	20	SIGNAL G+		20	SIGNAL G+		45	SIGNAL K-		45	BIAS GND'		45	SIGNAL K-		
	21	SIGNAL H+		21	SIGNAL H+		46	SIGNAL J+		46	BIAS GND'		46	SIGNAL J+		
	22	SIGNAL I+		22	SIGNAL I+		47	SIGNAL H-		47	BIAS GND'		47	SIGNAL H-		
	23	SIGNAL J+		23	SIGNAL J+		48	SIGNAL G+		48	BIAS GND'		48	SIGNAL G+		
24	SIGNAL K+		24	SIGNAL K+		49	SIGNAL E+		49	BIAS GND'		49	SIGNAL E+			
25	SIGNAL L+		25	SIGNAL L+		50	SIGNAL D-		50	BIAS GND'		50	SIGNAL D-			
25	SIGNAL L+		25	SIGNAL L+		51	SIGNAL B+		51	BIAS GND'		51	SIGNAL B+			
D	JBB JFET OUTPUT 1A			JBB' JFET OUTPUT 2B			JCC' JFET INPUT 2			JDD' JFET SERVICE 2			JCD' JFET INPUT 2			
	PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		PIN #	PIN PURPOSE		
	1	SIGNAL A+		1	SIGNAL A+		26	SIGNAL P-		9	BIAS GND'		26	SIGNAL P-		
	2															

Attachment of HRCR Item # 11:

SPIRE

Handling Document

Field Effect Transistor (JFET) Module

10209750-1

Prepared by: Kalyani Sukhatme

10 September, 2003

Hardware Handling Guidelines

Contamination: Open shipment suitcase in a FED-STD-209 Class 10,000 clean room (ISO 14644-1 class 7) or better. Handle hardware with gloves.

ESD: Handle with grounding straps, ESD-safe gloves and ESD smocks at an ESD-safe workstation. Maintain shorting plugs on the unit whenever ESD is a concern. Refer to attached electrical handling document for other important safety precautions.

Fragile: Do not drop or otherwise shock the hardware including the shipping suitcase and container.

Humidity Sensitive: Place hardware in a humidity controlled Class 10,000 clean room. Maintain humidity level at 35%-50% RH typical, for ESD safety.

SPIRE JFET Electrical Handling Document

- 1 Introduction 1
 - 1.1 Hardware Description 1
- 2 Handling.....2
- 3 Power ON Procedure.....2
- 4 Electrical Check-out Test: Characteristic Offset Voltage Measurement.....3

1. Introduction

This document provides guidelines for electrical handling for the SPIRE JFET Module.

1.1 Hardware Description

Each JFET module has two sets of 24 JFET channels. The JFET channels are populated on 1.0 micron thick Silicon Nitride membranes which provides thermal isolation. The operating temperature for these JFETs is ~ 120 K. The process of powering up the JFETs dissipates heat into the membrane resulting in a temperature increase with respect to the base temperature (4K to 10 K). Higher the power dissipation, higher is the temperature of the JFETs.

Each JFET channel consists of a matched pair of FETs (Figure 1.1-1) with a requirement for the offset voltage of less than **15 mV** between the matched pair. [The characteristic offset voltage is the difference between the source voltages (V_{sa} and V_{sb} with respect to ground) of the two FETs.]




Figure 1.1-1

The Gates of the JFETs are the 'Inputs' of the circuit and the Sources (V_{sa} and V_{sb}) of the JFETs are the outputs, as marked in Figure 1.1-1. V_{dd} and V_{ss} are the power lines for the circuit.

Handling

1. **The JFET Module is Contamination Sensitive:** Handle the unit with Gloves only in a FED-STD-209 Class 100000 clean room (ISO 14644-1 class 7) or better.
2. **The JFET Module is ESD Sensitive:** Please handle with appropriate ESD hardware handling procedures. Handle with grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.
3. **The JFET Module is Fragile:** Please do not drop or otherwise shock the unit. Please DO NOT remove the cover of the JFET Module.

Power ON Procedure

1. The JFET Module should be powered on **WITH the shorting plugs** (JPL Supplied Protection connectors) in place and with the **inputs shorted to ground**. Pins #9 and #15 on the 15-pin MDM connectors on the JFET Module are the bias grounds on the module. These pins should also be shorted to the power supply ground. The unit may be powered up without the shorting plug only when the inputs are connected to the detector system.

Under no circumstances the unit should be powered up without the inputs shorted to ground either via the shorting plug (JPL Supplied) or via the detector system.

2. Do not exceed a voltage of +5 V for the Vdd line and -5 V for the Vss line of the JFET Module.
3. When removing the shorting plugs from the unit for installation into the instrument, please use standard ESD precautions including grounding straps, ESD-safe gloves, ESD smocks at an ESD-safe workstation.

Electrical Check-out Test: Characteristic Offset Voltage Measurement

- 1) Verify that the gates of the JFET channels (Inputs) are shorted together and grounded.
- 2) Apply the power supply ground to the bias ground pins on the unit (Pins 9 and 15 on the 15-pin MDM connectors)
- 3) Power on the JFET modules with Vdd = +3 V and Vss = -1.5 V
- 4) Verify that the handheld multimeter is in calibration.
- 5) Connect one side of the handheld multimeter to ground (Power supply ground).
- 6) And measure the voltage with respect to ground of each side (V_{sa} and V_{sb}) of each channel.
- 7) Calculate the characteristic offset voltage (V_{offset}) for each channel (V_{offset} = V_{sa} - V_{sb})
- 8) Compare the values for each of the channels with the specific datasheet provided with the unit.
The datasheets accompanying the unit also provides the values for the drain and source currents for a similar test performed at JPL.

REFER TO MEASURED SOURCE VOLTAGE DATA FOR ACTUAL HARDWARE. Here is an example of the source voltage values and the drain and the source currents obtained for such a test at room temperature are given in the Table 4-1

T, JFET	rm T	
Vdd	3 V	
Vss	-1.5 V	
Idd	1.564 mA	
Iss	1.5686 mA	
Channel #	(V)	DELTA (V)
1	1.130	0
	1.130	
2	1.075	0.001
	1.074	
3	0.781	0.001
	0.780	
4	1.088	0.005
	1.093	
5	0.834	0.001
	0.833	
6	1.012	0.003
	1.015	
7	0.785	0.002
	0.787	
8	1.148	0.004
	1.144	
9	0.753	0
	0.753	

10	0.693	0.008
	0.701	
11	1.110	0.004
	1.114	
12	0.758	0.001
	0.759	
13	0.832	0.002
	0.830	
14	1.264	0.001
	1.265	
15	1.206	0
	1.206	
16	0.818	0.001
	0.819	
17	0.526	0.005
	0.521	
18	1.423	0
	1.423	
19	0.773	0.002
	0.775	
20	0.873	0.004
	0.877	
21	1.387	0.006
	1.393	
22	1.417	0.003
	1.420	
23	0.887	0.002
	0.889	
24	0.888	0.003
	0.891	

- END OF -
Attachment of HRCR Item # 11:
JFET Module Handling Document

END OF
HRCR PACKAGE