

SPIRE-RAL-NOT-002028
Issue 0.2, Draft for comment
Douglas Griffin
Friday, 11 June 2004

Reference Documents	1
Document Issue Record	1
1. Introduction.....	1
2. Spacecraft AIT Flow.....	2
2.1. Annotated EQM AIT flow	2
2.2. Annotated PFM AIT Flow	3
3. ESD Protected Instrument Configurations.....	5
4. Specification of safeing connectors	12
5. Comments on the integration procedure	17
Appendix One – Location of Safeing Plugs in Config. 6	18

Reference Documents

RD-1 HP-2-ASED-PL-0021 Issue 2
RD-2 Astrium HP-2-ASED-PL-0031 Issue 1

Document Issue Record

Issue Number	Date	Changes
0.1 Draft	Friday, 11 June 2004	Initial release for comment
	Tuesday, 15 June 2004	Added safeing plugs for the SMEC and BSM
0.2 Draft	Friday, 18 June 2004	Revise and update

1. Introduction

This note outlines the precautions to be taken to protect the focal plane units of SPIRE from ESD damage during AIT when they are not connected to the DRCU. Particular attention is paid to the spacecraft EQM and PFM AIT phases.

Section 2 of this note outlines the AIT sequence of the Spacecraft for both the EQM and PFM AIT programmes. The AIT flow charts are taken from RD-1 and RD-2 and are included for information only. The flowcharts are annotated to indicate the particular configuration of ESD protection hardware required at different stages of the EQM and PFM programmes.

Section 3 specifies the configuration that the instrument will be in to keep the focal plane units from being damaged by ESD events. These instrument configurations have been annotated on the flow charts in section 2.

Section 4 specifies the main details of the hardware identified in section 3 .

As some new hardware has been specified in this document, various procedures will need to be revised and possibly updated to reflect this new information. Comments on the existing procedures are included in section 5.

2. Spacecraft AIT Flow

2.1. Annotated EQM AIT flow




Figure 1 – Annotated EQM AIT Flow chart. Un-marked-up chart for reference only, from Astrium HP-2-ASED-PL-0021 Issue 2

2.2. Annotated PFM AIT Flow




Figure 2 – Annotated PFM AIT Flow chart Un-marked-up chart for reference only, from Astrium HP-2-ASED-PL-0031 Issue 1








Figure 3 - PFM AIT Flow (for reference only, from Astrium HP-2-ASED-PL-0031 Issue 1)





3. ESD Protected Instrument Configurations


Instrument Configuration	Location/State of Instrument	ESD Protection Details
Config. 1	<ul style="list-style-type: none"> JFET modules as delivered and not integrated into JFET racks 	 <p>The diagram shows a JFET Module with four gate pins on the left (JAA, JBB, JAA', JBB') and four drain/source pins on the right (JCC, JDD, JCC', JDD'). SPIRE Type-I plugs are used to protect the gates (JCC, JDD) and SPIRE Type-II plugs are used to protect the drain and sources (JCC', JDD').</p> <ul style="list-style-type: none"> SPIRE safeing plugs Type-I used to protect gates of JFETs SPIRE safeing plugs Type-II used to protect drain and sources of JFETs <p>Comments</p> <ul style="list-style-type: none"> The outputs of the JFETs are left open (JAA, JBB, JAA' and JBB'); a discharge to these could damage the devices


Instrument Configuration	Location/State of Instrument	ESD Protection Details
Config. 2	<ul style="list-style-type: none"> JFET Modules integrated into JFET racks JFET Backharnesses installed No external harness connected to JFETS 	 <p>The diagram shows four JFET Modules in a rack. Each module has a backharness on top with four pins labeled JCC and JDE. SPIRE Type-I safeing plugs are connected to the gates of the JFETs. SPIRE Type-III safeing plugs are connected to the drains and sources. Labels include JFET Backharness, SPIRE Type-III, SPIRE Type-I, and JFET Module. Pin labels JAA, JBB, JAA', and JBB' are shown at the bottom of each module.</p> <ul style="list-style-type: none"> SPIRE safeing plugs Type-I used to protect gates of JFETs SPIRE safeing plugs Type-III used to protect drain and sources of JFETs <p>Comments</p> <ul style="list-style-type: none"> The outputs of the JFETs are left open (JAA, JBB, JAA' and JBB'); a discharge to these could damage the devices

Instrument Configuration	Location/State of Instrument	ESD Protection Details
Config. 3	<ul style="list-style-type: none"> • During integration • Covers off • JFETs not connected • BDA Harnesses not connected 	 <ul style="list-style-type: none"> • Red Tag grounding strap connecting the Photometer Detector Box to FPU Chassis • Red Tag grounding strap connecting the Spectrometer Detector Box to FPU Chassis • Red Tag grounding strap connecting FPU Chassis to Optical Bench • Lumalloy film covering exposed BDA connectors. • No safeing plugs on the subsystem connectors <p>Comments</p> <ul style="list-style-type: none"> • A discharge to the BDA connector pins could damage the detectors and/or the bias resistors • The subsystem are left unprotected (except for the protection afforded by the Cristek filters)


Instrument Configuration	Location/State of Instrument	ESD Protection Details
Config. 4	<ul style="list-style-type: none"> • During integration • Covers off • JFETs not connected • BDA Harnesses connected 	 <ul style="list-style-type: none"> • Red Tag grounding strap connecting the Photometer Detector Box to FPU Chassis • Red Tag grounding strap connecting the Spectrometer Detector Box to FPU Chassis • Red Tag grounding strap connecting FPU Chassis to Optical Bench • One MDM51P safeing plug SPIRE-Type IV protecting Photometer BDAs • One MDM51P safeing plug SPIRE-Type IV protecting Spectrometer BDAs • Exposed, un-terminated MDM51 connectors stowed inside Lumalloy bags



Instrument Configuration	Location/State of Instrument	ESD Protection Details
Config. 5	<ul style="list-style-type: none"> Covers ON BDA - JFETs harnesses connected JFET backharnesses pre-installed on JFETs 	<div style="display: flex; align-items: flex-start;"> <div style="margin-right: 20px;"> <p>SPIRE Type-III</p>  </div> <div> <ul style="list-style-type: none"> Red Tag grounding strap connecting FPU Chassis to Optical Bench Four MDM 37S safeing plugs (SPIRE Type-V) on Photometer Bias connectors (JFP J25, J26, J27 and J28) Two MDM 37S safeing plugs (SPIRE Type-V) on Spectrometer Bias connectors (JFS J09 and J10) Lumalloy bag covering exposed MDM25P connectors <p>Comments</p> <ul style="list-style-type: none"> This is the configuration used for transport of the cold plane units. </div> </div>

Instrument Configuration	Location/State of Instrument	ESD Protection Details
Config. 6	<ul style="list-style-type: none"> • Covers ON • BDA - JFETs harnesses connected • JFET backharnesses pre-installed on JFETs • Internal SIH installed (i.e. Cryoharness) • Cryostat closed and therefore no further access to focal plane until possible! • SIH not connecting WE to cold plane units. 	<p>Config Six</p>  <p>Comments</p> <ul style="list-style-type: none"> • Safeing plug (SPIRE Type-V) on Photometer bias • Safeing plug (SPIRE Type-VI) on Spectrometer bias • Safeing plug (SPIRE Type-VIII) on C11 and C13 • EMC Backshell (SPIRE Type-VIII) on other active exposed harnesses <p>See Appendix One for details of the applicability of safeing plugs in this configuration</p>

Instrument Configuration	Location/State of Instrument	ESD Protection Details
Config. 7	<ul style="list-style-type: none">• FPU/JFETs integrated on optics bench• Cryoharness fully integrated• DRCU fully integrated	 <p>Comments</p> <p>A. For EQM:</p> <ul style="list-style-type: none">• Only Phot Bias (C3), PLW Detector harness (C6) and prime S/S harnesses (C10/C11) connected. <p>B. For PFM:</p> <ul style="list-style-type: none">• All detector and subsystem harnesses used



4. Specification of safeing connectors

Name	Details
SPIRE Types I and II	 <p>The diagram illustrates the internal circuitry of a JFET Module. On the left, a 51-way connector (SPIRE Type-I) is shown with pins numbered 1 through 51. On the right, a 15-way connector (SPIRE Type-II) is shown with pins numbered 1 through 15. The circuit includes two JFETs. The gates of these JFETs are connected to pins 19 and 21 of the 51-way connector. The drains are connected to pins 4, 5, 7, 12, 15, 10, and 14 of the 15-way connector. Power and bias connections are shown on the right, including V-, V+, Bias grd, Vdd 1, Vdd 2, Vss1, and Vss2. A 25-way connector at the bottom is labeled '- signal' and '+ signal'. The diagram is labeled 'Typical Circuit (30x)'.</p> <ul style="list-style-type: none"> • Type-I used on JFET inputs JCC and JCC' • Type-II used on JFET bias input JDD and JDD' • SPIRE Provided

Name	Details
SPIRE Type-III	<div style="text-align: center;">  <p>MDM 37S</p> </div> <ul style="list-style-type: none"> • 37 x 1Meg Ohm resistors to chassis of connector • Mates with Phot JFET Backharness JFP J25, J26, J27 and J28. Four required. • Mates with Spect. JFET Backharness JFS J09 and J10 • SPIRE Provided
SPIRE Type -IV	<div style="text-align: center;">  <p>MDM 51S</p> </div> <ul style="list-style-type: none"> • 51 x 1Meg Ohm resistors to chassis of connector • Solder tab to connect backshell to chassis of FPU/Detector box approximately 400mm long • One required for photometer side of instrument. • One required for spectrometer side of instrument • SPIRE Provided

Name	Details
SPIRE Type-V	<p>1 NC 2 NC 3 NC 4 NC 5 NC 6 NC 7 NC 8 NC 9 NC 10 NC 11 NC 12 NC 13 NC 14 NC 15 NC 16 NC 17 NC 18 NC 19 NC 20 NC 21 NC 22 NC 23 NC 24 NC 25 NC 26 PSW_JFETV1_A+ 27 NC 28 NC 29 NC 30 NC 31 NC 32 NC 33 NC 34 NC 35 NC 36 PSW GRND_A 37 PSW_JFETV1_A- 38 PSW_JFETV2_A+ 39 NC 40 NC 41 NC 42 NC 43 NC 44 NC 45 NC 46 NC 47 NC 48 PSW_JFETV3_A+ 49 PSW_JFETV2_A- 50 PSW_JFETV5_A+ 51 PSW_JFETV6_A- 52 NC 53 NC 54 NC 55 NC 56 NC 57 NC 58 NC 59 PSW_JFETV4_A+ 60 PSW_JFETV3_A- 61 PSW_JFETV5_A- 62 PSW_JFETV6_A+ 63 PSW_BIAS1/2_A+ 64 PMW GND WIRE_A 65 NC 66 NC 67 NC 68 NC 69 NC 70 NC 71 PSW_JFETV4_A- 72 PSW_BIAS5/6_A- 73 PSW_BIAS3/4_A- 74 PSW_BIAS3/4_A+ 75 PSW_BIAS1/2_A- 76 PMW_BIAS1/2_A+ 77 PMW_BIAS1/2_A- 78 NC 79 NC 80 NC 81 NC 82 NC 83 PSW_BIAS5/6_A+ 84 NC 85 NC 86 NC 87 PMW_JFETV1_A+ 88 PMW_JFETV1_A- 89 PMW_BIAS3/4_A+ 90 PMW_BIAS3/4_A- 91 NC 92 NC 93 NC 94 NC 95 NC 96 NC 97 PMW_JFETV2_A+ 98 PMW_JFETV2_A- 99 PLW_JFETV1_A+ 100 PLW_JFETV1_A- 101 NC 102 NC 103 NC 104 NC 105 NC 106 NC 107 NC 108 PMW_JFETV3_A+ 109 PMW_JFETV3_A- 110 PLW_JFETV2_A+ 111 PLW_JFETV2_A- 112 PLW_BIAS2_A+ 113 NC 114 NC 115 NC 116 PMW_JFETV4_A+ 117 PMW_JFETV4_A- 118 PLW_BIAS1_A+ 119 PLW_BIAS1_A- 120 PLW_BIAS2_A- 121 NC 122 NC 123 NC 124 NC 125 NC 126 NC 127 NC 128 PLW GROUND WIRE A</p>
	<ul style="list-style-type: none"> • For cryoharness C3 • 41 x 1Meg Ohm resistors to chassis of connector • ESA (Industry) Provided

Name	Details
SPIRE Type-VI	
	<ul style="list-style-type: none"> • 128-Way safting plug for Spectrometer JFETs and BDAs • 23 x 1Meg Ohm resistors to chassis of connector • ESA (Industry) provided

Name	Details
SPIRE Type-VII	<ul style="list-style-type: none"> • ESA (Industry) provided • EMC Backshell providing a 360° electrically conductive barrier over the exposed contacts
SPIRE Type-VIII	<div style="display: flex; align-items: center;">  <div style="margin-left: 20px;"> <p>128-Way safeing plug for SMEC and BSM cryogenic electronics</p> <p>38 x 1Meg Ohm resistors to chassis of connector</p> <p>ESA (Industry) provided</p> </div> </div> <div style="margin-top: 20px;">  </div>

5. Comments on the integration procedure

1	Integration of JFET modules into JFET racks	To be written 1
2	Integration of BDAs into FPU	To be written 2
3	Integration of JFET-BDA harnesses to BDAs	To be written
4	Integration of JFET-BDA harnesses to JFET racks	To be written
5	Integration of FPU and JFETs into cryostat	To be written
6	Integration of cryoharness to DRCU	To be written
7	De-integration of cryoharness to DRCU	To be written
8	De-integration of FPU and JFETs De-into cryostat	To be written
9	De-integration of JFET-BDA harnesses to JFET racks	To be written
10	De-integration of JFET-BDA harnesses to BDAs	To be written
11	De-integration of BDAs De-into FPU	To be written
12	De-integration of JFET modules De-into JFET racks	To be written

Appendix One – Location of Safeing Plugs in Config. 6

Instrument/Spacecraft Model	CVV-C/B to SVM-C/B SIH	SPIRE S/S	S/C Connector	SPIRE Safeing Plug
EQM	not present	Phot. Bias	CVV-CB P26	Type-V
		Spect. Bias	CVV-CB P32	Type-VI
		Active Detector Signals	CVV-CB P24	Type-VII
		Remaining Connectors	CVV-CB P31 CVV-CB P22 CVV-CB P23 CVV-CB P25 CVV-CB P27 CVV-CB P28 CVV-CB P34 CVV-CB P30 CVV-CB P33 CVV-CB P29	Nil
	present	Phot. Bias	SVM I/F-CB 312100 P04	Type-V
		Spect. Bias	SVM I/F-CB 312200 P06	Type-VI
		Detector Signals	SVM I/F-CB 312200 P03	Type-VII
		Remaining Connectors	SVM I/F-CB 312200 P05 SVM I/F-CB 312100 P03 SVM I/F-CB 312100 P02 SVM I/F-CB 312200 P04 SVM I/F-CB 312200 P01 SVM I/F-CB 312200 P02 SVM I/F-CB 312300 P06 SVM I/F-CB 312300 P05 SVM I/F-CB 312300 P03	Nil
		Phot. Bias	CVV-CB P26	Type-V
		Spect. Bias	CVV-CB P32	Type-VI
PFM	not present	Detector Signals	CVV-CB P31 CVV-CB P22 CVV-CB P23 CVV-CB P24 CVV-CB P25 CVV-CB P27 CVV-CB P28	Type-VII
		BSM / SMEC	CVV-CB P30 CVV-CB P29	Type-VIII
		Remaining Connectors	CVV-CB P34 CVV-CB P33	Type-VII
		Phot. Bias	SVM I/F-CB 312100 P04	Type-V
		Spect. Bias	SVM I/F-CB 312200 P06	Type-VI
		Detector Signals	SVM I/F-CB 312200 P05 SVM I/F-CB 312100 P03 SVM I/F-CB 312100 P02 SVM I/F-CB 312200 P03 SVM I/F-CB 312200 P04 SVM I/F-CB 312200 P01 SVM I/F-CB 312200 P02	Type-VII
	present	BSM / SMEC	SVM I/F-CB 312300 P04 SVM I/F-CB 312300 P03	Type-VIII
		Remaining Connectors	SVM I/F-CB 312300 P06 SVM I/F-CB 312300 P05	Type-VII