



# CEA/Sap June 2003 Status and Progress Report

  
 DSM - DAPNIA  
 SAp-FIRST-DR-0331-03  
 H0764  
 30/06/2003  
 Page 1/10

Management & System			
<b>Meetings</b>			
12/06	SPIRE PSU Kick off meeting		
20/06	DRCU development plan meeting at RAL		
26/06	CEA/CNRS/CNES meeting on Herschel development issues		
27/06	Internal meeting SPIRE LTU progress meeting		
<b>Management act.</b>			
Project control	<ul style="list-style-type: none"> <li>➤ SPIRE QM1 master schedule update</li> <li>➤ DCU EM QM1 detailed schedule update</li> <li>➤ SPIRE FPU simulator detailed schedule update.</li> <li>➤ SCU detailed schedule update</li> <li>➤ Action list update.</li> <li>➤ Documentation management</li> <li>➤ SPIRE reporting.</li> </ul>		
<b>Problem Areas</b>		<b>Remedial Actions</b>	
<p>Change on the SPIRE development plan leading to a drastic descope of the CQM functionality is no longer consistent with the DRCU development plan. In particular the validation of the DRCU QM1 design cannot be carried out as foreseen with the CQM model. Change in the DRCU development plan and especially of the DRCU model policy has to be accepted by the CEA and the CNES.</p> <p>Main points have been pointed out in a mail sent on May 28 by JLA to SPIRE Project (excerpt below):</p> <p>a) How to validate the DRCU design?            b) When and by what means will CEA get the feedback to start the realisation of the next model.            c) Which model will be the next?              - 2nd QM1?              - QM2: Do CEA still have the time to develop and qualify it before starting the FM development.              - PFM: Who takes the risk and the responsibility? Who is paying in case major modifications are needed?</p>		<ul style="list-style-type: none"> <li>➤ A SPIRE project/CEA/CNRS/CNES meeting took place at RAL on June 20<sup>th</sup>.</li> <li>➤ A CEA/CNRS/CNES meeting took place at CNES HQ on June 26<sup>th</sup>.</li> <li>➤ A note presents 3 scenarios together with their respective schedules. Respective DRCU FM delivery dates are:               <ul style="list-style-type: none"> <li>- Near nominal: October 05</li> <li>- Secured PFM: May 05</li> <li>- PFM: Dec. 04 to Feb. 05 (depending on MCU availability)</li> </ul> </li> <li>➤ SPIRE Project/CEA/CNES telecom planned on July 4<sup>th</sup>.</li> <li>➤ DRCU development scenarios will be presented at IHDR.</li> </ul>	
Availability of the MCU QM0 from LAM in question.		<ul style="list-style-type: none"> <li>➤ The latest date for the MCU QM0 delivery from LAM to SAp is July 31<sup>st</sup>. If this date cannot be met, the MCU will not be integrated in the FCU QM1 box.</li> </ul>	
<p>Concern about the current mechanical and thermal PSU-S/C I/F (base of the FCU box). Preliminary calculation show the current I/F (12 M4 feet) could not meet the dynamical requirement. Heat flow should have to be improved as well. Given the PSU STM development schedule, a decision is to be take at very short notice (PSU STM development is currently on hold).</p>		<ul style="list-style-type: none"> <li>➤ The current I/F was based on Alcatel agreement (based on static conditions).</li> <li>➤ It is asked to Alcatel to check again the mechanical constraints.</li> <li>➤ Possible improvements (if necessary):               <ol style="list-style-type: none"> <li>1. Replacement of M4 by M5 (M5 was the CEA initial proposal which was rejected by Alcatel). Minor change.</li> <li>2. Increasing of the number of feet. Major change.</li> <li>3. Both (1 &amp; 2).</li> <li>4. The thermal aspect could likely be sorted out by the above mechanical improvement. In case it is not enough, a flat bottom could be added (estimated additional mass 500 g).</li> </ol> </li> </ul>	
<b>Project Milestones</b>			
<i>Main Delivery Milestones</i>		<i>Resp.</i>	<i>Baseline</i>
DRCU QM1 delivery to RAL		SAp	09/2003
FPU Simulator (version 1) delivery to RAL		SAp	09/2003
DRCU QM2 delivery to RAL		SAp	05/01/2004
DRCU FM delivery to RAL		SAp	30/07/2004

(\*) These dates depends on the chosen development scenario (see above "problem area" and the DRCU development scenario note for more details)

DRCU					
<b>DCU EM / QM1</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #cccccc;"> <th style="text-align: left; padding: 5px;">Status</th> </tr> </thead> <tbody> <tr> <td style="padding: 5px;"> <ul style="list-style-type: none"> <li>➤ <b>DAQ IF</b> <ul style="list-style-type: none"> <li>• 2 test boards available with test completed.</li> <li>• DAQ IF upgrade achieved (New xilinx &amp; patch AMP02 replaced by OP400, then by OP484 as needed)</li> <li>• New patch fabrication on going.</li> </ul> </li> <li>➤ <b>BIAS</b> <ul style="list-style-type: none"> <li>• Available, test performed</li> </ul> </li> <li>➤ <b>LIA-P</b> <ul style="list-style-type: none"> <li>• LIA-P#1 &amp; #2: Available, test performed</li> </ul> </li> <li>➤ <b>LIA-S</b> <ul style="list-style-type: none"> <li>• LIA-S #1 &amp; 2 : Available, test performed</li> <li>• LIA-S #3 : board fabrication, wiring in progress</li> </ul> </li> <li>➤ <b>Back-Planes</b> <ul style="list-style-type: none"> <li>• Functional test backplane available.</li> <li>• Performance test backplane available</li> </ul> </li> <li>➤ <b>Test plan</b> <ul style="list-style-type: none"> <li>• Test plans available: LIA-P, LIA-S, BIAS, DAQ-IF.</li> <li>• Functional test plan: available.</li> </ul> </li> <li>➤ <b>Integration &amp; Test</b> <ul style="list-style-type: none"> <li>• I/F DPU (FPGA) board validation achieved</li> <li>• DAQ-IF + LIA-P#1 + LIA-S#1 + back plane integrated in DCU box , functional &amp; reduced performances test completed</li> <li>• First test DCU (DAQ-IF) ↔ LTU done (see AIV) and successful</li> </ul> </li> </ul> </td> </tr> <tr style="background-color: #cccccc;"> <th style="text-align: left; padding: 5px;">Progress during the month</th> </tr> <tr> <td style="padding: 5px;"> <ul style="list-style-type: none"> <li>➤ LIA-S # 3 wiring in progress , need more time than scheduled</li> <li>➤ DAQ-IF: new patch fabrication on going</li> <li>➤ New FPGA to correct some bugs which appeared during the DCU-LTU test.</li> </ul> </td> </tr> </tbody> </table>	Status	<ul style="list-style-type: none"> <li>➤ <b>DAQ IF</b> <ul style="list-style-type: none"> <li>• 2 test boards available with test completed.</li> <li>• DAQ IF upgrade achieved (New xilinx &amp; patch AMP02 replaced by OP400, then by OP484 as needed)</li> <li>• New patch fabrication on going.</li> </ul> </li> <li>➤ <b>BIAS</b> <ul style="list-style-type: none"> <li>• Available, test performed</li> </ul> </li> <li>➤ <b>LIA-P</b> <ul style="list-style-type: none"> <li>• LIA-P#1 &amp; #2: Available, test performed</li> </ul> </li> <li>➤ <b>LIA-S</b> <ul style="list-style-type: none"> <li>• LIA-S #1 &amp; 2 : Available, test performed</li> <li>• LIA-S #3 : board fabrication, wiring in progress</li> </ul> </li> <li>➤ <b>Back-Planes</b> <ul style="list-style-type: none"> <li>• Functional test backplane available.</li> <li>• Performance test backplane available</li> </ul> </li> <li>➤ <b>Test plan</b> <ul style="list-style-type: none"> <li>• Test plans available: LIA-P, LIA-S, BIAS, DAQ-IF.</li> <li>• Functional test plan: available.</li> </ul> </li> <li>➤ <b>Integration &amp; Test</b> <ul style="list-style-type: none"> <li>• I/F DPU (FPGA) board validation achieved</li> <li>• DAQ-IF + LIA-P#1 + LIA-S#1 + back plane integrated in DCU box , functional &amp; reduced performances test completed</li> <li>• First test DCU (DAQ-IF) ↔ LTU done (see AIV) and successful</li> </ul> </li> </ul>	Progress during the month	<ul style="list-style-type: none"> <li>➤ LIA-S # 3 wiring in progress , need more time than scheduled</li> <li>➤ DAQ-IF: new patch fabrication on going</li> <li>➤ New FPGA to correct some bugs which appeared during the DCU-LTU test.</li> </ul>
Status					
<ul style="list-style-type: none"> <li>➤ <b>DAQ IF</b> <ul style="list-style-type: none"> <li>• 2 test boards available with test completed.</li> <li>• DAQ IF upgrade achieved (New xilinx &amp; patch AMP02 replaced by OP400, then by OP484 as needed)</li> <li>• New patch fabrication on going.</li> </ul> </li> <li>➤ <b>BIAS</b> <ul style="list-style-type: none"> <li>• Available, test performed</li> </ul> </li> <li>➤ <b>LIA-P</b> <ul style="list-style-type: none"> <li>• LIA-P#1 &amp; #2: Available, test performed</li> </ul> </li> <li>➤ <b>LIA-S</b> <ul style="list-style-type: none"> <li>• LIA-S #1 &amp; 2 : Available, test performed</li> <li>• LIA-S #3 : board fabrication, wiring in progress</li> </ul> </li> <li>➤ <b>Back-Planes</b> <ul style="list-style-type: none"> <li>• Functional test backplane available.</li> <li>• Performance test backplane available</li> </ul> </li> <li>➤ <b>Test plan</b> <ul style="list-style-type: none"> <li>• Test plans available: LIA-P, LIA-S, BIAS, DAQ-IF.</li> <li>• Functional test plan: available.</li> </ul> </li> <li>➤ <b>Integration &amp; Test</b> <ul style="list-style-type: none"> <li>• I/F DPU (FPGA) board validation achieved</li> <li>• DAQ-IF + LIA-P#1 + LIA-S#1 + back plane integrated in DCU box , functional &amp; reduced performances test completed</li> <li>• First test DCU (DAQ-IF) ↔ LTU done (see AIV) and successful</li> </ul> </li> </ul>					
Progress during the month					
<ul style="list-style-type: none"> <li>➤ LIA-S # 3 wiring in progress , need more time than scheduled</li> <li>➤ DAQ-IF: new patch fabrication on going</li> <li>➤ New FPGA to correct some bugs which appeared during the DCU-LTU test.</li> </ul>					

<b>SCU</b>	<b>Status</b>
	<ul style="list-style-type: none"> <li>➤ <b>Documentation</b> <ul style="list-style-type: none"> <li>• Draft DPU/SCU ICD issued.</li> <li>• Test plan writing and data analysis finalisation</li> </ul> </li> <li>➤ <b>Test equipments</b> <ul style="list-style-type: none"> <li>• Simplified test bench: available.</li> <li>• Test S/W finalised.</li> <li>• FSE development on going</li> </ul> </li> <li>➤ <b>DPU VHDL I/F</b> <ul style="list-style-type: none"> <li>• Available</li> <li>• Logic updating without impact on the I/F</li> </ul> </li> <li>➤ <b>QM1</b> <ul style="list-style-type: none"> <li>• Board CCHK + IF               <ul style="list-style-type: none"> <li>- board available, preliminary manual test successful,</li> <li>- Communication CCHKIF board ↔LTU tested</li> </ul> </li> <li>• Board Temp + Heat               <ul style="list-style-type: none"> <li>- board available, preliminary manual test on analogic parts successful.</li> </ul> </li> <li>• Back plane:               <ul style="list-style-type: none"> <li>- available</li> </ul> </li> <li>• Test &amp; Integration               <ul style="list-style-type: none"> <li>- Integration done</li> <li>- Test finalisation</li> <li>- Data analysis finalisation</li> <li>- Delivery to SAp scheduled 08/07</li> </ul> </li> </ul> </li> </ul>
	<b>Progress during the month</b>
	<ul style="list-style-type: none"> <li>➤ <b>Documentation</b> <ul style="list-style-type: none"> <li>• Test plan writing and data analysis finalisation.</li> </ul> </li> <li>➤ <b>DPU VHDL I/F</b> <ul style="list-style-type: none"> <li>• Logic updating without impact on the I/F</li> </ul> </li> <li>➤ <b>QM1</b> <ul style="list-style-type: none"> <li>• Data analysis</li> <li>• Delivery to SAp scheduled 08/07</li> </ul> </li> </ul>
<b>MCU</b>	<b>Status</b>
	<ul style="list-style-type: none"> <li>➤ Software issue 3 implemented.</li> <li>➤ QM0 available at LAM. Test done at SAp with LTU during 3 days: good results, BSM integration at LAM.</li> <li>➤ MCU QM0 delivery to SAp scheduled 30/07</li> <li>➤ QM2 and FM Sub-contractor selected.</li> <li>➤ Delivery scheduled:           <ul style="list-style-type: none"> <li>QM1 11/2003</li> <li>QM2 05/2004</li> <li>FM 12/2004</li> </ul> </li> </ul>
	<b>Progress during the month</b>
	<ul style="list-style-type: none"> <li>➤ QM0 test done at SAp with LTU during 3 days: good results.</li> <li>➤ QM0 back to LAM for BSM integration</li> <li>➤ Delivery to SAp scheduled 30/07</li> </ul>

<b>PSU</b>	<b>Status</b>	
	<ul style="list-style-type: none"> <li>➤ Specification available.</li> <li>➤ Company selected and kick off meeting done on June 12, 2003-07-04</li> <li>➤ PSU model delivery dates are:               <ul style="list-style-type: none"> <li>- STM: Nov. 03</li> <li>- EM: Jan. 04</li> <li>- PFM: Sept. 04</li> </ul> </li> </ul>	
	<b>Progress during the month</b>	
	<ul style="list-style-type: none"> <li>➤ Kick off meeting.</li> <li>➤ See Problem area.</li> </ul>	
<b>DRCU Boxes</b>	<b>Status</b>	
	<ul style="list-style-type: none"> <li>➤ DCU &amp; FCU box thermal &amp; dynamic studies achieved</li> <li>➤ <b>DCU.</b> <ul style="list-style-type: none"> <li>• <u>STM</u>: Thermal test performed.</li> <li>• <u>QM1</u>: available at SAp. I/F drawing started.</li> <li>• <u>QM2 &amp; FM</u>: I/F available.</li> </ul> </li> <li>➤ <b>FCU.</b> <ul style="list-style-type: none"> <li>• <u>STM</u>: detailed design achieved, fabrication finalisation</li> <li>• <u>QM1</u>: Available at SAp. I/F drawing updated</li> <li>• <u>QM2 &amp; FM</u>: I/F available</li> </ul> </li> </ul>	
	<b>Progress during the month</b>	
	<ul style="list-style-type: none"> <li>➤ FCU STM fabrication on going, delivery scheduled mid-July</li> </ul>	

<b>Test Equipments &amp; others</b>	
<b>LTU #1</b>	<b>Status</b> <ul style="list-style-type: none"> <li>➤ LTU SPIRE #1 available</li> <li>➤ Software development on going</li>   <li>➤ LTU ↔ FPU simulator : good test results</li> <li>➤ LTU ↔ DCU: first test conducted with DAC-IF board, good results</li> <li>➤ LTU ↔ SCU CCHKIF board: first communication test conducted, good results</li> <li>➤ LTU ↔ MCU first test, good results.</li>   <li>➤ Transport container fabrication started</li> </ul>
	<b>Progress during the month</b> <ul style="list-style-type: none"> <li>➤ 3 Hermes boards received</li> <li>➤ Software and Hermes boards debugging</li> <li>➤ Rack I/F received after being updated</li> <li>➤ LTU ↔ MCU test, good results.</li> <li>➤ Transport container fabrication started</li> </ul>
<b>Power Bench</b>	<b>Status</b> <ul style="list-style-type: none"> <li>➤ Available at SAp.</li> <li>➤ Transport equipment fabrication started</li> </ul>
	<b>Progress during the month</b> <ul style="list-style-type: none"> <li>➤ Delivery to SAp</li> <li>➤ One bug solving</li> <li>➤ Weight problem, 45kg instead of 20: transport equipment fabrication started</li> </ul>
<b>JPL Bolometer test facility</b>	<b>Status</b> <ul style="list-style-type: none"> <li>➤ SAp people trained to the use of the JPL Bolometer test facility (including Bacus cryostat)</li> <li>➤ Bacus Cryostat, mechanical parts, HKL connectors, Electronic &amp; detectors available at SAp.</li> <li>➤ Focal plane mounting on going</li> </ul>
	<b>Progress during the month</b> <ul style="list-style-type: none"> <li>➤ Electronic &amp; detectors received from JPL</li> <li>➤ Focal plane mounting</li> <li>➤ Electronic problems solving on going.</li> </ul>
<b>FPU Simulator #1</b>	<b>Status</b> <ul style="list-style-type: none"> <li>➤ SPIRE FPU simulator delivered to SAp 26/02/2003 with user manual and log book</li> </ul>

<b>FPU Simulator #2</b>	<b>Status</b>
	<ul style="list-style-type: none"> <li>➤ <b>PXI TRIG IO</b> <ul style="list-style-type: none"> <li>• 2 units available and maintenance unit available. Test done</li> </ul> </li> <li>➤ <b>PXI Cernox</b> <ul style="list-style-type: none"> <li>• PXI Cernox: test done, technical performances report writing</li> </ul> </li> <li>➤ Orders placed for the second simulator except PXI BOLO SPIRE</li> <li>➤ VHDL program writing</li> <li>➤ Supervision software updated taking into account the test results</li> </ul>
	<b>Progress during the month</b>
	<ul style="list-style-type: none"> <li>➤ VHDL program writing</li> <li>➤ Supervision software update taking into account the test results</li> </ul>
<b>Part procurement</b>	<b>Status</b>
	<ul style="list-style-type: none"> <li>➤ <b>DCL</b>: edition 14</li> <li>➤ Harnesses connector estimation carried out.</li> <li>➤ ATP update with Tecnologica</li> </ul>
	<b>Progress during the month</b>
	<ul style="list-style-type: none"> <li>➤ Routine work</li> <li>➤ Work on QM2 passive part procurement (self procured parts).</li> </ul>
<b>QM1 Harness</b>	<b>Status</b>
	<ul style="list-style-type: none"> <li>➤ DCU-LTU-FPU simulator QM1: available.</li> <li>➤ SCU harness fabrication on going</li> <li>➤ MCU power bench harness fabrication on going</li> </ul>
	<b>Progress during the month</b>
	<ul style="list-style-type: none"> <li>➤ SCU harness fabrication on going, delivery schedules beginning of July</li> <li>➤ MCU power bench harness fabrication on going</li> </ul>

<b>AIV</b>	<b>Status</b>
	<ul style="list-style-type: none"> <li>➤ <b>Plan</b> <ul style="list-style-type: none"> <li>• DRCU development tree available (last version 30/11/2001)</li> <li>• DRCU AIV plan available.</li> <li>• DCU EM/QM1 test plan available (Configuration tests sequences LTU + FPU_sim + DCU QM1)</li> </ul> </li> <li>➤ <b>QM1 Test</b> <ul style="list-style-type: none"> <li>• Test SCU CCHKIF board ↔LTU: good results</li> <li>• Test DCU DAQ-IF board ↔LTU: good results</li> <li>• Test MCU ↔ LTU: good results</li> <li>• Test DCU↔ LTU↔ FPU_sim: functional test on command &amp; acknowledge parts</li> </ul> </li> <li>• JPL cryostat handling (see section above)</li> </ul>
	<b>Progress during the month</b>
	<ul style="list-style-type: none"> <li>➤ JPL cryostat handling (see section above)</li> <li>➤ DCU-LTU-FPU_sim: functional test on command &amp; acknowledge parts</li> <li>➤ LTU bug solving</li> <li>➤ Help on SCU test plan writing</li> <li>➤ DCU test equipment preparation</li> </ul>
<b>FSE</b>	<b>Status</b>
	<ul style="list-style-type: none"> <li>➤ Specification writing: 3 FSE will be built for DCU boards testing: respectively for DACQ/IF, BIAS &amp; LIA boards.</li> </ul>
	<b>Progress during the month</b>
	<ul style="list-style-type: none"> <li>➤ Specification writing for 3 FSEs on going</li> </ul>
<b>PA/QA</b>	<b>Status</b>
	<ul style="list-style-type: none"> <li>➤ DML, DPL, DMPL available.</li> <li>➤ Reference documentation list update on going</li> <li>➤ ADP SPIRE , routine work</li> <li>➤ Non conformity management</li> <li>➤ Derating &amp; Reliability SCU achieved</li> <li>➤ Configuration control data base available</li> </ul>
	<b>Progress during the month</b>
	<ul style="list-style-type: none"> <li>➤ Non conformity management</li> <li>➤ Information research about PCB technologies (QM2 &amp; FM)</li> <li>➤ Contact with firms which are qualified to work in Spatial domain (QM2 &amp; FM)</li> <li>➤ Information research at CNES &amp; ESA about harnesses</li> <li>➤ Information research on MIL quality standards about wires.</li> <li>➤ SPIRE synoptic test configuration writing</li> <li>➤ Derating &amp; Reliability DCU-BIAS &amp; SCU achieved</li> <li>➤ Data base creation to ensure configuration control</li> </ul>

<b>Milestones</b>	<b>Scheduled</b>	<b>Status</b>
SPIRE FPU simulator #1 delivery to SAp	02/2003	Available
DCU test harness	04/2003	Available
DRCU QM1 harnesses need date	05/2003	Available
LTU DRCU available	04/2003	Available
Detector test cryostat delivery to SAp by JPL	04/2003	Available
MCU QM0 + simulator delivery to SAp	04/2003	<b>07/2003</b>
MCU QM1 delivery to RAL		<b>11/2003</b>
SCU QM1 delivery by SEDI	05/2002	<b>08/07/2003</b>
<b>DRCU QM1 delivery to RAL</b>	<b>12/05/2003</b>	<b>10/09/2003</b>
<b>Warning: hereafter date correspond to the nominal DRCU development scenarion (see problem area)</b>		
<i>SPIRE FPU simulator #2</i>	<i>02/2004</i>	<i>On schedule</i>
<i>SCU QM2 delivery to SAp</i>	<i>05/2004</i>	<i>On schedule</i>
<i>MCU QM2 delivery to SAp</i>	<i>05/2004</i>	<i>On schedule</i>
<b><i>DRCU QM2 delivery to RAL</i></b>	<b><i>09/2004</i></b>	<i>On schedule</i>
<i>MCU FM delivery to SAp</i>	<i>12/2004</i>	<i>On schedule</i>
<i>SCU FM delivery to SAp</i>	<i>12/2004</i>	<i>On schedule</i>
<i>PSU delivery to SAp</i>	<i>09/2004</i>	<i>On schedule</i>
<b><i>DRCU FM ready for delivery to RAL</i></b>	<b><i>02/2005</i></b>	<i>On schedule</i>



<b>Documentation progress this month</b>		
<b>Title</b>	<b>Reference</b>	<b>Progress / issue</b>
Procédure vibrations HSDCU & BOLC STM	SAp-PACS-TT-0162-03	1.0
PV essais VTC DCU STM	SAp-SPIRE-TT-0113-03	1.0
Up screening and lot acceptance test specification for UCC1802 Texas Instrument	BCE1054	1.0
SPIRE QM1 MCU T2	SAp-SPIRE-LD-0115-03	0.2
SPIRE-QM1 SCU T2	SAp-SPIRE-LD-0114-03	0.3
SPIRE & PACS Sorption coolers ICD	HSO-SBT-ICD-012	1.4

<b>Documentation List</b>			
<b>Title</b>	<b>Reference</b>	<b>Version, date</b>	
<b>Reference documentation (documents not coming from SAp, SIS, SEDI...)</b>			
➤ SPIRE Instrument Development Plan IIDR	SPIRE-RAL-PRJ-000035	1.1 draft	12/04/2001
➤ SPIRE Major Milestone List issue 1.3 IIDR	SPIRE-RAL-PRJ-0000455	1.3	31/01/2002
➤ SPIRE Instrument Requirements	SPIRE-RAL-PRJ-000034	1.1	10/01/2002
➤ ICD cooler	HSO-SBT-ICD-012	1.3	07/12/2001
➤ Instrument Interface Document part A	SCI-PT-IIDA-04624	3.0	01/07/2002
➤ Instrument Interface Document part B SPIRE	SCI-PT-IIDB/SPIRE-02124	2.0	31/07/2001
➤ SPIRE Data ICD	SPIRE-RAL-DOC-001078	1.0 draft1	15/01/2002
➤ SPIRE instrument AIV plan	SPIRE-RAL-PRJ-000410	2.1	29/03/2001
➤ SPIRE harness definition	SPIRE-RAL-PRJ-000608	1.1	05/03/2003
➤ Herschel frequency plan	H-P-1-ASPI-PL-0201	1.0	03/05/2002
➤ Radiation requirements	H-P-1-ASPI-SP-0017	1.0	11/06/2001
➤ EMC specification	H-P-1-ASPI-SP-0037	3.0	14/06/2002
➤ Random environment analyses	H-P-2-ASPI-AN-0112	2.0	15/03/2002
➤ Cleanliness requirements specifications	H-P-1-ASPI-SP-0035	2.0	28/06/2002
➤ Herschel general design and interface requirements	H-P-1-ASPI-SP-0027	3.2	15/02/2002
➤ PA requirements for FIRST scientific instruments	PT-RQ-04410	2.0	01/08/2000
➤ Filters - subsystem specification document	SPIRE-QMW-PRJ-000454	2.0	07/09/2001
➤ SPIRE CQM performance test specification	SPIRE-RAL-DOC-001123	0.4	29/05/2002
➤ DPU ICD	SPIRE-IFS-PRJ-000650	1.0	02/04/2001
➤ Calibrator SSSD : SCAL	HSO-CDF-SP-001	1.0	10/09/2001
➤ Calibrator SSSD : PCAL	HSO-CDF-SP-003	1.0	11/09/2001
➤ Environment & tests requirements	H-P-1-ASPI-SP-0030	3.2	18/02/2002
➤ SPIRE instrument AIV plan	SPIRE-RAL-PRJ-000410	2.1	29/03/2001
➤ SPIRE harness definition	SPIRE-RAL-PRJ-000608	1.0	08/07/2002
➤ SPIRE grounding and screening philosophy	SPIRE-RAL-PRJ-00624	1.0	01/10/2002
➤ Note on SPIRE Models Philosophy	None, Bruce Swinyard	1.0	12/07/2000
➤ SPIRE configuration management plan	SPIRE-RAL-PRJ-000626	1.3	28/01/2002
➤ SPIRE product assurance plan	SPIRE-RAL-PRJ-000017	1.1	14/05/2003
➤ DPU ICD	SPIRE-IFS-PRJ-000650	1.4	24/03/2003

<b>Management</b>			
➤ Management plan for the Herschel project.	SAp-FIRST-JLA-0038-01	4.0	23/01/2003
➤ Actions list	SAp-FIRST-DR-0050-01		
➤ DRCU & WIH Development Plan	SAp-SPIRE-JLA-0047-01	4.0	29/01/2003
➤ SPIRE development tree	H0030		30/11/2001
➤ SPIRE product tree	SAp-SPIRE-DR-0094-03	1.0	21/01/2003
➤ WBS Herschel	SAp-FIRST-DR-0043-01	2.1	
➤ WBS SPIRE	SAp-FIRST-DR-0045-01	2.1	
➤ DRCU QM1 master schedule	SAp-SPIRE-DR-0105-03	1.9	26/06/2003
➤ More documentation on the SAp intranet website			
<b>DRCU</b>			
➤ DRCU Specifications document	SAp-SPIRE-Cca-0025-00	1.0	14/02/2003
➤ DRCU Development Tree	H0030		30/11/2001
➤ DRCU ICD	SAp-SPIRE-Cca-0075-02	1.0	14/02/2003
➤ DRCU DPU ICD	SAp-SPIRE-Cca-0076-02	1.0	14/02/2003
➤ DCU design document	SAp-SPIRE-FP-0063-02	0.3	18/02/2003
➤ Test plan DAQ IF	SAp-SPIRE-FP-0067-02	0.1	18/02/2003
➤ Test plan BIAS	SAp-SPIRE-FP-0066-02	0.1	18/02/2003
➤ Test plan LIA P	SAp-SPIRE-FP-0064-02	0.1	18/02/2003
➤ Test plan LIA S	SAp-SPIRE-FP-0065-02	0.1	18/02/2003
➤ SPIRE test configuration,	SAp-SPIRE-LD-0015-01	3.0	08/2001
➤ FPU simulator specifications for DCU / SCU test	SIG-SPIRE-PdA-0030-01	3.0	14/02/2003
➤ SPIRE LTU specifications	SAp-SPIRE-FD-0071-02	1.0	22/04/2002
➤ DRCU ATV Plan	SAp-SPIRE-HT-0082-02	1.3	05/11/2002
➤ DCU EM QM1 Preliminary test plan	SAp-SPIRE-HT-0088-02	1.0	14/02/2003
➤ SCU design document	SEDI-SCU-MM-2002-1	0.7	17/02/2003
➤ PSU SPIRE specification	SAp-SPIRE-DS-012-02	1.1	11/12/2002
➤ More documentation on the SAp intranet website			
<b>QA</b>			
➤ Standard product assurance plan	SAp-GERES-Flo-436-00	1.0	09/11/2000
➤ SPIRE liste des documents à produire	SAp-SPIRE-Flo-0028-00	0.2	15/12/2000
➤ Organisation de la gestion documentaire sur Herschel au SAp	SAp-FIRST-DR-0053-01	1.1	06/12/2001
➤ Gestion des documents sur la base Herschel	SAp-FIRST-DR-0072-02	1.3	15/04/2002
➤ Procédures de contrôle projet sur Herschel	SAp-FIRST-DR-0125-02	1.4	05/09/2002
➤ DRCU processor board PA specification	SAp-SPIRE-Flo-0020-00		10/01/2001
➤ Plan d'action de AP du projet Herschel	SAp-FIRST-Abx-0137-02	1.1	18/06/2002
➤ Evaluation report for test plan of DCU boards	SAp-SPIRE-JF-0079-02	1.0	
➤ DRCU architecture and reliability analysis report	SAp-SPIRE-Flo-0039-01		21/08/2001
➤ DRCU FMEA reliability	SAp-SPIRE-JF-0099-03	0.1	10/02/2003
➤ DRCU preliminary DMPL	SAp-SPIRE-NC-0100-03	1.0	11/02/2003
➤ DRCU preliminary DPL	SAp-SPIRE-NC-0061-02	1.0	13/02/2003
➤ DRCU DML	SAp-SPIRE-NC-0060-02	1.1	24/03/2003
➤ More documentation on the SAp intranet website			