



















NOTES:


UT9Q512 KEEP THE PROBE CONNECTOR AS NEAR AS POSSIBLE TO THE CONTROL FPGA

VDD: 9, 27
VSS: 10, 28
NC: 19, 36

EDAC48 (RT54SX32S)
VCCI (+5V): 12, 40, 60, 98, 115, 148, 164, 201
VCCA (+2.5VFPGA): 27, 41, 78, 114, 130, 145, 184
GND: 1, 26, 28, 52, 77, 79, 105, 129, 131, 146, 157, 183, 185



If EDAC is present, do not mount



If EDAC is present, do not mount

REV.	DAE	DRAWN	CHECK	ENG.	FRASS	C. d.C.	CHANGEAURTY
CUSTOMER				EFFECIMY		CARLO GAVAZZI SPACE	
DRAWING TITLE						SCALE	GEN. RA.
HSO/FIRST-DPU CPU BOARD						GEN. RA.	GEN. RA.
Program Memory						CARLO GAVAZZI	
HIGH-ASSEMBLY			DRAWING NUMBER		SHEET OF		
DPU-EM-110.000			DPU-EM-110.020		8 8		