

SPIRE-RAL-COM-0001489

From: Doug Griffin

To: Gary Parks

CC: John Delderfield, Bruce Swinyard, Eric Sawyer, Roy Blake (Tekdata)

Re: JPL 10209725-Prerelease 13, Received for comment Wed 8/1/03

Date: Tuesday, 14 January 2003 (Draft 0.1)

Issue: 0.1

Dear Gary,

I have looked closely at the Wiring Schematic you supplied to us last week and have a significant comment on it.

We need to have a flat layup on the harnesses between the 51-Way MDMs on the JFETs and the 51-Way Nanonics as these are implemented as flat woven harnesses.

I have drawn out in Figure 1 the pin assignments for the 51-Way Nanonics and the 51-Way MDMs as they are currently specified in JPL 10209725-Prerelease 13. The 12-ax cables have been drawn on this figure with heavy black dashed lines. Internal connections have been indicated with heavy dashed Cyan lines. The drawing reveals that it would be necessary to twist the 12-ax wires around each other¹.

This can be remedied by keeping the flat woven layup in the harness and performing the twisting of the 12-axes within the potting of the 51-Way MDM. This does not seem like a good solution.

The other solution, is to change the Schematic as shown in Figure 2. Attached is a marked up version of 10209725 that corresponds to Figure 2. John Delderfield has also produced a 3D representation of these changes.

Best regards,

Doug.

Note: Changes to
10209725 implies
changes to 10209722.
[DKG]

¹ There are two ways that the drawing can be represented depending on the orientation of the 51-Way MDM. In either case, a flat harness layup cannot be achieved.




Figure 1 - Wiring as currently specified





Figure 2 - Proposed modifications to JPL 10209725



ATTEMPT TO SHOW FLAT CHANNEL LAYOUT WITHOUT TWISTS FROM NANONICS TO JFET O/PS