



**CEA/SAp**  
**September 2002**  
**Status and Progress Report**

DSM-DAPNIA  
 SAp-FIRST-DR-0212-02  
 H0546  
 30/09/2002  
 Page 1/7

<b>Management &amp; System</b>				
<b>Meetings</b>				
04/09	Internal DRCU AIV Plan review			
05/09	Electronic and box design coordination			
20/09	LTU progress and development plan			
23-24/09	Grounding Scheme review at RAL			
<b>Management act.</b>				
Project control	<ul style="list-style-type: none"> <li>➤ SPIRE master schedule updated.</li> <li>➤ DCU EM QM1 detailed schedule.</li> <li>➤ SPIRE FPU simulator detailed schedule update.</li> <li>➤ Action list update.</li> <li>➤ SPIRE reporting.</li> </ul>			
SAp / JPL	<ul style="list-style-type: none"> <li>➤ F. Pinsard stay at Caltech :           <ul style="list-style-type: none"> <li>• 11/04 to 10/06: DAQ IF + board test</li> <li>• 24/06 to 12/07: BIAS board test</li> <li>• 29/07 to 15/08: LIA-P</li> <li>• 02/09 to 30/09: LIA-S test board + functional system test</li> <li>• To be determined: integration, functional test, performances test</li> </ul> </li> </ul>			
Cooler harness procurement	<ul style="list-style-type: none"> <li>➤ STM &amp; CQM cooler harness procurement order placed to Tekdata</li> </ul>			
<b>Problem Areas</b>	<b>Remedial Actions</b>			
➤ Sorting out of the Grounding and EMI/EMC issue (outcome of the Grounding Scheme review) has delayed the finalisation of the PSU specification writing and the PSU call for tender accordingly.	<ul style="list-style-type: none"> <li>➤ FM will likely have to be powered by a powerbench as long as the PSU FM is not available.</li> <li>➤ The PSU FM availability being on the critical path, the DRCU FM could be delayed.</li> <li>➤ See DRCU workpackage section.</li> </ul>			
<b>Actions</b>				
<b>Still Opened</b>				
<i>Ref.</i>	<i>Meeting</i>	<i>Actionnee</i>	<i>Due date</i>	<i>Action</i>
/	/	/	/	/
<b>Closed</b>				
<i>Ref.</i>	<i>Meeting</i>	<i>Actionnee</i>	<i>Due date</i>	<i>Action</i>
/	/	/	/	/
<b>Project Milestones</b>				
<i>Main Delivery Milestones</i>			<i>Resp.</i>	<i>Baseline</i>
DRCU QM1 delivery to RAL			SAp	03/03/2003
FPU Simulator (version 1) delivery to RAL			SAp	03/03/2003
DRCU QM2 delivery to RAL			SAp	05/01/2004
DRCU FM delivery to RAL			SAp	30/07/2004

<b>DRCU</b>	
<b>DCU/QM1</b>	<p><b>Status</b></p> <ul style="list-style-type: none"> <li>➤ <b>DAQ IF</b> <ul style="list-style-type: none"> <li>• 2 test boards available at JPL</li> <li>• Test completed.</li> </ul> </li> <li>➤ <b>BIAS</b> <ul style="list-style-type: none"> <li>• Board assembly achieved 29/05</li> <li>• Board test performed</li> </ul> </li> <li>➤ <b>LIA-P</b> <ul style="list-style-type: none"> <li>• PCB fabrication achieved</li> <li>• Board test performed</li> </ul> </li> <li>➤ <b>LIA-S</b> <ul style="list-style-type: none"> <li>• Board assembly achieved</li> <li>• Board test performed</li> </ul> </li> <li>➤ <b>Back-Planes</b> <ul style="list-style-type: none"> <li>• Functional test backplane built.</li> <li>• Performance test backplane design &amp; PCB layout achieved</li> </ul> </li> <li>➤ <b>Test plan</b> <ul style="list-style-type: none"> <li>• Test plans: LIA-P, LIA-S, BIAS, DAQ-IF available in draft form.</li> <li>• Functional test plan: writing in progress.</li> </ul> </li> <li>➤ <b>Test</b> <ul style="list-style-type: none"> <li>• Functional test achieved</li> </ul> </li> </ul> <p><b>Progress during the month</b></p> <p>LIA-S board test achievement      DAQ IF+BIAS+LIA-S+LIA-P functional test achieved      Performance test backplane design &amp; PCB layout achievement</p>
<b>SCU/QM1</b>	<p><b>Status</b></p> <ul style="list-style-type: none"> <li>➤ Heaters: prototype test achieved.</li> <li>➤ Temperature sensors: test successful</li> <li>➤ DPU I/F command and data I/F achieved.</li> <li>➤ Analog port study achievement, software preliminary study in progress.</li> <li>➤ Test board analog port study in progress.</li> </ul> <p>➤ <b>SCU Documentation</b></p> <ul style="list-style-type: none"> <li>• Draft Specification and preliminary (H/W &amp; VHDL) design available.</li> <li>• Draft DPU/SCU ICD issued.</li> <li>• Test plan writing in progress</li> </ul> <p>➤ <b>Functions</b></p> <ul style="list-style-type: none"> <li>• <u>Heater &amp; temperature</u>: implementation achieved</li> <li>• <u>Calibrator</u>: implementation achieved.</li> <li>• <u>HSK</u>: prototype board in fabrication, 2 people were added for a few month's to study it, the test software and a FPGA to convert different communication protocols.</li> <li>• <u>SCU logic (pinout)</u>: study achieved</li> <li>• <u>SCU logic (logic)</u>: study in finalisation</li> </ul> <p>➤ <b>Boards</b></p> <ul style="list-style-type: none"> <li>• <u>Temperature</u>: design PCB achieved. PCB layout achieved.</li> <li>• <u>Cchkif</u>: design PCB achieved. Board scheme finalisation.</li> <li>• <u>Back plane</u>: PCB design &amp; layout achieved.</li> </ul> <p><b>Progress during the month</b></p> <p>Backplane PCB layout achievement      Temp board PCB layout achievement      CCHKIF scheme finalisation      Test board: analog port</p>

<b>MCU I/F</b>	<b>Status</b>
	<ul style="list-style-type: none"> <li>➤ Design available at LAM &amp; SAp</li> <li>➤ MCU QM1 delivery to SAp confirmed 12/12/2002.</li> </ul>
<b>PSU</b>	<b>Progress during the month</b>
	<ul style="list-style-type: none"> <li>➤ No report available from LAM</li> </ul>
<b>DRCU Boxes</b>	<b>Status</b>
	<ul style="list-style-type: none"> <li>➤ Modeling completed.</li> <li>➤ DCU STM board front panel design &amp; fabrication achieved</li> <li>➤ DCU STM rack fabrication in progress</li> <li>➤ <b>DCU Box.</b> <ul style="list-style-type: none"> <li>• <u>STM</u>: detailed design achieved, fabrication in progress.</li> <li>• <u>QM1</u>: available at SAp.</li> <li>• <u>QM2 &amp; FM</u>: I/F available.</li> </ul> </li> <li>➤ <b>FCU Box.</b> <ul style="list-style-type: none"> <li>• <u>STM</u>: detailed design achieved, ready for fabrication.</li> <li>• <u>QM1</u>: Available at SAp. Thermal &amp; dynamic studies in progress</li> <li>• <u>QM2 &amp; FM</u>: I/F available</li> </ul> </li> </ul>
	<b>Progress during the month</b>
	<p>DCU STM box fabrication.      DCU STM boards study and fabrication achievement      DCU STM rack fabrication      FCU box thermal &amp; dynamic studies.      DCU &amp; FCU QM1 "light" boxes available.</p>

<b>Test Equipments &amp; others</b>									
<b>LTU #1</b>	<table border="1" style="width: 100%;"> <thead> <tr> <th style="background-color: #cccccc; text-align: left;"><b>Status</b></th><th></th></tr> </thead> <tbody> <tr> <td style="padding-left: 20px;"> <ul style="list-style-type: none"> <li>➤ Specifications: available (see documentation).</li> <li>➤ Hardware &amp; software architecture definition: achieved.</li> <li>➤ Software development: in progress.</li> <li>➤ Software procurement: development system delivered</li> <li>➤ Hardware procurement: Industrial PC, boards delivered.</li> </ul> </td><td style="width: 15%;"></td></tr> <tr> <th style="background-color: #cccccc; text-align: left;"><b>Progress during the month</b></th><th></th></tr> <tr> <td style="padding-left: 20px;">Soft development. Soft procurement: OS, development system delivered Hardware procurement: Industrial PC, boards delivered</td><td></td></tr> </tbody> </table>	<b>Status</b>		<ul style="list-style-type: none"> <li>➤ Specifications: available (see documentation).</li> <li>➤ Hardware &amp; software architecture definition: achieved.</li> <li>➤ Software development: in progress.</li> <li>➤ Software procurement: development system delivered</li> <li>➤ Hardware procurement: Industrial PC, boards delivered.</li> </ul>		<b>Progress during the month</b>		Soft development. Soft procurement: OS, development system delivered Hardware procurement: Industrial PC, boards delivered	
<b>Status</b>									
<ul style="list-style-type: none"> <li>➤ Specifications: available (see documentation).</li> <li>➤ Hardware &amp; software architecture definition: achieved.</li> <li>➤ Software development: in progress.</li> <li>➤ Software procurement: development system delivered</li> <li>➤ Hardware procurement: Industrial PC, boards delivered.</li> </ul>									
<b>Progress during the month</b>									
Soft development. Soft procurement: OS, development system delivered Hardware procurement: Industrial PC, boards delivered									
<b>FPU Simulator #1</b>	<table border="1" style="width: 100%;"> <thead> <tr> <th style="background-color: #cccccc; text-align: left;"><b>Status</b></th><th></th></tr> </thead> <tbody> <tr> <td style="padding-left: 20px;"> <ul style="list-style-type: none"> <li>➤ Specification available</li> <li>➤ Electronics prototyping ongoing</li> <li>➤ S/W evaluation on going</li> <li>➤ Rack study in progress 80%.</li> </ul> <ul style="list-style-type: none"> <li>➤ <b>PXI TRIG IO</b> <ul style="list-style-type: none"> <li>• Hardware test achieved. Second fabrication achieved. VHDL update achieved. Functional test of the 2<sup>nd</sup> PXI achieved.</li> </ul> </li> <li>➤ <b>PXI BOLO SPIRE</b> <ul style="list-style-type: none"> <li>• Electronic &amp; design Achieved. VHDL soft studies. Test software specification writing achieved. Test board configuration study &amp; realisation achieved. Functional test achieved. Stability checked out, prototype demonstration, fabrication launch</li> </ul> </li> <li>➤ <b>PXI heater/Supply</b> <ul style="list-style-type: none"> <li>• Design achieved. Manufacturing file written. Test software specifications achieved. Test board configuration study &amp; realization achieved. Onboard VHDL software study achieved.</li> <li>• PXI part fabrication started week 21 (sub-contractor SPCI &amp; ERTE).</li> </ul> </li> <li>➤ <b>PXI Cernox DC &amp; AC</b> <ul style="list-style-type: none"> <li>• Analogue studies &amp; design achieved. Complementary tests achieved. Manufacturing file writing achieved, Test software specifications achieved. Test board configuration study &amp; realisation achieved.</li> <li>• Onboard VHDL software study over at 50%. PXI part fabrication started week 21 (sub-contractor SPCI &amp; ERTE).</li> <li>• Functional test achieved, Fabrication launch</li> </ul> </li> <li>➤ <b>Software</b> <ul style="list-style-type: none"> <li>• Supervision software specification writing. Output &amp; input file configuration specification writing. PXI BOLO SPIRE, PXI HEATER / SUPPLY, PXI CERNOX, PXI TRIGGER IO test software development achieved. Supervision software on going, test with PXI prototypes</li> </ul> </li> </ul> </td><td style="width: 15%;"></td></tr> <tr> <th style="background-color: #cccccc; text-align: left;"><b>Progress during the month</b></th><th></th></tr> <tr> <td style="padding-left: 20px;">PXI BOLO: Stability checked out, prototype demonstration, fabrication launch PXI Heaters/supply: stability checked out, prototype demonstration, Fabrication launch PXI CERNOX: prototype demonstration, Fabrication launch SOFTWARE: supervision software development, test with PXI prototypes</td><td></td></tr> </tbody> </table>	<b>Status</b>		<ul style="list-style-type: none"> <li>➤ Specification available</li> <li>➤ Electronics prototyping ongoing</li> <li>➤ S/W evaluation on going</li> <li>➤ Rack study in progress 80%.</li> </ul> <ul style="list-style-type: none"> <li>➤ <b>PXI TRIG IO</b> <ul style="list-style-type: none"> <li>• Hardware test achieved. Second fabrication achieved. VHDL update achieved. Functional test of the 2<sup>nd</sup> PXI achieved.</li> </ul> </li> <li>➤ <b>PXI BOLO SPIRE</b> <ul style="list-style-type: none"> <li>• Electronic &amp; design Achieved. VHDL soft studies. Test software specification writing achieved. Test board configuration study &amp; realisation achieved. Functional test achieved. Stability checked out, prototype demonstration, fabrication launch</li> </ul> </li> <li>➤ <b>PXI heater/Supply</b> <ul style="list-style-type: none"> <li>• Design achieved. Manufacturing file written. Test software specifications achieved. Test board configuration study &amp; realization achieved. Onboard VHDL software study achieved.</li> <li>• PXI part fabrication started week 21 (sub-contractor SPCI &amp; ERTE).</li> </ul> </li> <li>➤ <b>PXI Cernox DC &amp; AC</b> <ul style="list-style-type: none"> <li>• Analogue studies &amp; design achieved. Complementary tests achieved. Manufacturing file writing achieved, Test software specifications achieved. Test board configuration study &amp; realisation achieved.</li> <li>• Onboard VHDL software study over at 50%. PXI part fabrication started week 21 (sub-contractor SPCI &amp; ERTE).</li> <li>• Functional test achieved, Fabrication launch</li> </ul> </li> <li>➤ <b>Software</b> <ul style="list-style-type: none"> <li>• Supervision software specification writing. Output &amp; input file configuration specification writing. PXI BOLO SPIRE, PXI HEATER / SUPPLY, PXI CERNOX, PXI TRIGGER IO test software development achieved. Supervision software on going, test with PXI prototypes</li> </ul> </li> </ul>		<b>Progress during the month</b>		PXI BOLO: Stability checked out, prototype demonstration, fabrication launch PXI Heaters/supply: stability checked out, prototype demonstration, Fabrication launch PXI CERNOX: prototype demonstration, Fabrication launch SOFTWARE: supervision software development, test with PXI prototypes	
<b>Status</b>									
<ul style="list-style-type: none"> <li>➤ Specification available</li> <li>➤ Electronics prototyping ongoing</li> <li>➤ S/W evaluation on going</li> <li>➤ Rack study in progress 80%.</li> </ul> <ul style="list-style-type: none"> <li>➤ <b>PXI TRIG IO</b> <ul style="list-style-type: none"> <li>• Hardware test achieved. Second fabrication achieved. VHDL update achieved. Functional test of the 2<sup>nd</sup> PXI achieved.</li> </ul> </li> <li>➤ <b>PXI BOLO SPIRE</b> <ul style="list-style-type: none"> <li>• Electronic &amp; design Achieved. VHDL soft studies. Test software specification writing achieved. Test board configuration study &amp; realisation achieved. Functional test achieved. Stability checked out, prototype demonstration, fabrication launch</li> </ul> </li> <li>➤ <b>PXI heater/Supply</b> <ul style="list-style-type: none"> <li>• Design achieved. Manufacturing file written. Test software specifications achieved. Test board configuration study &amp; realization achieved. Onboard VHDL software study achieved.</li> <li>• PXI part fabrication started week 21 (sub-contractor SPCI &amp; ERTE).</li> </ul> </li> <li>➤ <b>PXI Cernox DC &amp; AC</b> <ul style="list-style-type: none"> <li>• Analogue studies &amp; design achieved. Complementary tests achieved. Manufacturing file writing achieved, Test software specifications achieved. Test board configuration study &amp; realisation achieved.</li> <li>• Onboard VHDL software study over at 50%. PXI part fabrication started week 21 (sub-contractor SPCI &amp; ERTE).</li> <li>• Functional test achieved, Fabrication launch</li> </ul> </li> <li>➤ <b>Software</b> <ul style="list-style-type: none"> <li>• Supervision software specification writing. Output &amp; input file configuration specification writing. PXI BOLO SPIRE, PXI HEATER / SUPPLY, PXI CERNOX, PXI TRIGGER IO test software development achieved. Supervision software on going, test with PXI prototypes</li> </ul> </li> </ul>									
<b>Progress during the month</b>									
PXI BOLO: Stability checked out, prototype demonstration, fabrication launch PXI Heaters/supply: stability checked out, prototype demonstration, Fabrication launch PXI CERNOX: prototype demonstration, Fabrication launch SOFTWARE: supervision software development, test with PXI prototypes									

	<b>Status</b>
<b>Part procurement</b>	<ul style="list-style-type: none"> <li>➤ Declared components list update: edition 13</li> <li>➤ OP400 qualification review 12/02/02. Fabrication started.</li> <li>➤ Harnesses connector estimation carried out.</li> <li>➤ ATP update with Technologica</li> </ul>
	<b>Progress during the month</b>
	/
<b>Harness</b>	<p style="text-align: center;"><b>Status</b></p> <ul style="list-style-type: none"> <li>➤ DCU at JPL test Harness delivered to CEA and sent to JPL</li> <li>➤ Connectors procurement on going</li> <li>➤ Work with the AIV to determine SPIRE test harness in progress</li> </ul> <p style="text-align: center;"><b>Progress during the month</b></p> <p>SACEE connectors partial delivery  DCU harness delivered to CEA and sent to JPL  Work with the AIV to determine SPIRE test harness</p>
<b>Containers</b>	<p style="text-align: center;"><b>Status</b></p> <ul style="list-style-type: none"> <li>➤ Specification available.</li> </ul> <p style="text-align: center;"><b>Progress during the month</b></p> <p>None</p>
<b>AIV</b>	<p style="text-align: center;"><b>Status</b></p> <ul style="list-style-type: none"> <li>➤ DRCU development tree available (last version 30/11/2001)</li> <li>➤ DCU Board Test plan writing in progress.</li> <li>➤ DRCU AIV plan in progress.</li> </ul> <p style="text-align: center;"><b>Progress during the month</b></p> <p>DRCU AIV plan writing, new issue.</p>
<b>PA/QA</b>	<p style="text-align: center;"><b>Status</b></p> <ul style="list-style-type: none"> <li>➤ DML and DPL draft available.</li> <li>➤ Reference documentation list update on going</li> <li>➤ Requirement Cross verification table achieved</li> </ul> <p style="text-align: center;"><b>Progress during the month</b></p> <p>Updating of the reference document list.  Building of Requirement Cross verification table achievement.  Non conformity management</p>

Problem Areas	Remedial Actions
	➤
	➤

Milestones	Status
DCU EM QM1 delivery to SAp from JPL	On schedule
DRCU QM1 harnesses need date	On schedule
LTU DRCU available	Delayed by 2 months
SPIRE FPU simulator #1 need date delivery to SAp	On schedule
Detector test cryostat delivery to SAp by JPL	On schedule
MCU QM1 + simulator need date delivery to SAp	On schedule (TBC)
SCU QM1 delivery by SEDI need date	On schedule
<b>DRCU QM1 delivery to RAL</b>	<b>Delayed by 1 month: 24/04/2003</b>
SPIRE FPU simulator #2 need date	On schedule
SCU QM2 need date	On schedule
MCU QM2 delivery to SAp need date	On schedule
<b>DRCU QM2 delivery to RAL</b>	<b>On schedule</b>
MCU FM delivery to SAp need date	On schedule
SCU FM need date	On schedule
<b>DRCU FM ready for delivery to RAL</b>	<b>On schedule</b>

Documentation progress this month		
Title	Reference	Progress
DRCU AIV Plan	SAp-SPIRE-HT-0082-02	Issue 1.2

Documentation List			
Title	Reference	Version, date	
<b>Reference documentation</b>			
➤ SPIRE Instrument Development Plan IIDR	/	Issue 1.1	12/4/2001 IIDR
➤ SPIRE Major Milestone List issue 1.3 IIDR	SPIRE-RAL-PRJ-000455	Issue 1.3	
➤ SPIRE Instrument Requirements	SPIRE-RAL-34	Issue 1.1	10/01/2002
➤ ICD cooler	HSO-SBT-ICD-012	/	
➤ SCAL ICD	HSO-CDF-ICD-011		
➤ PCAL ICD	HSO-CDF-ICD-013		
➤ Detector SSSD	SPIRE-JPL-PRJ-000956	Issue 3.1 – draft	
➤ Shutter SSSD	Not yet	/	
➤ Instrument Interface Document part A	SCI-PT-IIDA-04624	3.0	01/07/2002
➤ Instrument Interface Document part B SPIRE	SCI-PT-IIDB/SPIRE-02124	2.2	01/07/2002
➤ SPIRE configurable document tree	SPIRE-RAL-PRJ-00033	3.1	03/05/2001
➤ SPIRE product tree	SPIRE-RAL-PRJ-00455	1.0	09/11/1999
➤ SPIRE instrument development plan	SPIRE-RAL-PRJ-0035	1.0	20/05/2000
➤ SPIRE management plan	SPIRE-RAL-PRJ-00029		01/01/2001
➤ SPIRE Data ICD	SPIRE-RAL-DOC-001078	1.0 draft1	15/01/2002
➤ SPIRE instrument AIV plan	SPIRE-RAL-PRJ-000410	2.1	29/03/2001
➤ SPIRE harness definition	SPIRE-RAL-PRJ-000608	1.0	08/07/2002
<b>Management</b>			
➤ Management plan for the Herschel project.	SAp-FIRST-JLA-0038-01	3.0	23/11/2001
➤ Actions list	SAp-FIRST-DR-0050-01		
➤ DRCU & WIH Development Plan	SAp-SPIRE-JLA-0047-01	3.0	27/11/2001
➤ SPIRE product tree	SAp-FIRST-DR-0071-02	1.2	
➤ WBS Herschel	SAP-FIRST-DR-0043-01	2.1	
➤ WBS SPIRE	SAP-FIRST-DR-0045-01	2.1	
➤ SPIRE master schedule	SAp-SPIRE-DR-0053-02	3.4	30/09/2002
➤ DCU EM QM1 at JPL detailed schedule	SAP-FIRST-DR-0050-01	4.9	30/09/2002
➤ SPIRE FPU simulator detailed schedule	SIG-FIRST-PdA-0052-01	13.0	30/09/2002
➤ SCU QM1 detailed schedule	SEI-SPIRE-MM-0049-01	11	30/09/2002
➤ LTU & power bench detailed schedule	SAp-FIRST-DR-0069-02	3.1	30/09/2002
<b>DRCU</b>			
➤ DRCU Specifications document	SAp-SPIRE-Cca-0025-00	Issue 0.92	26/06/2002
➤ DRCU Development Tree	H0030		30/11/2001
➤ DRCU ICD	SAp-SPIRE-Cca-0075-02	0.7	26/06/2002
➤ DRCU DPU ICD	SAp-SPIRE-Cca-0076-02	0.7	26/06/2002
➤ DCU design document	SAp-SPIRE-FP-0063-02	0.2	05/07/2002
➤ Test plan DAQ IF	SAp-SPIRE-FP-0067-02	0.1 draft	
➤ Test plan BIAS	SAp-SPIRE-FP-0066-02	0.1 draft	
➤ Test plan LIA P	SAp-SPIRE-FP-0064-02	0.1 draft	
➤ Test plan LIA S	SAp-SPIRE-FP-0065-02	0.1 draft	
➤ SPIRE test configuration,	SAp-SPIRE-LD-0015-01	3.0	08/2001
➤ FPU simulator specifications for DCU / SCU test	SIG-SPIRE-PdA-0030-01		19/03/2001
➤ SPIRE LTU specifications	SAp-SPIRE-FD-0071-02	1.0	22/04/2002
➤ DRCU AIV Plan	SAp-SPIRE-HT-0082-02	1.2	23/09/2002
<b>QA</b>			
➤ Standard product assurance plan	SAp-GERES-Flo-436-00	1.0	09/11/2000
➤ SPIRE liste des documents à produire	SAp-SPIRE-Flo-0028-00	0.2	15/12/2000
➤ Organisation de la gestion documentaire sur Herschel au SAp	SAp-FIRST-DR-0053-01	1.1	06/12/2001
➤ Gestion des documents sur la base Herschel	SAp-FIRST-DR-0072-02	1.3	15/04/2002
➤ Procédures de contrôle projet sur Herschel	SAp-FIRST-DR-0125-02	1.2	13/05/2002
➤ DRCU FMECA Report		Issue 1.0	25/10/2001
➤ Analyse de fiabilité du DRCU	SAp-SPIRE-Flo-0039-01		21/08/2001
➤ DRCU processor board PA specification	SAp-SPIRE-Flo-0020-00		10/01/2001
➤ Plan d'action de AP du projet Herschel	SAp-FIRST-Abx-0137-02	Issue 1.1	18/06/2002
➤ Evaluation report for test plan of DCU boards	SAp-SPIRE-JF-0079-02	Issue 1.0	