

Work Package: Management & System

SPIRE-SAP-REP-001349

1. Subsystem Progress This Month					
Meetings					
24/06	LAM MCU: interface coordination between SAp & LAM				
Management act.					
Project control	<ul style="list-style-type: none"> ➤ SPIRE master schedule updated. ➤ DCU EM QM1 detailed schedule. ➤ SPIRE FPU simulator detailed schedule update. ➤ SCU QM1 detailed schedule update. ➤ Action list update. ➤ SPIRE reporting. 				
DDR	➤ DRCU DDR preparation				
PA	➤ PA / QA internal audit conclusion.				
SAp / JPL	<ul style="list-style-type: none"> ➤ F. Pinsard stay at Caltech : <ul style="list-style-type: none"> • 11/04 to 10/06: DAQ IF + board test • 24/06 to 12/07: BIAS board test • 29/07 to 15/08: LIA-P • 02/09 to 08/10: LIA-S test board + functional system test + performance system test 				
Team	<ul style="list-style-type: none"> ➤ New team members on duty : <ul style="list-style-type: none"> • Jean Fontignie : electronics QA • Hervé Triou : SPIRE AIV • Jean Cadelis : electronics engineering 				
2. Problem Areas			Remedial Actions		
➤ Potential risk on DRCU FM delivery: Grounding scheme issue prevents (among else) to send out the PSU call for tender.			➤ See DRCU workpackage section.		
3. Actions					
Still Opened					
Ref.	Meeting	Actionnee	Due date	Action	
/	/	/	/	/	
Closed					
Ref.	Meeting	Actionnee	Due date	Action	
/	/	/	/	/	
4. Project Milestones					
<i>Main Delivery Milestones</i>			<i>Resp.</i>	<i>Baseline</i>	<i>Current</i>
DRCU QM1 delivery to RAL			SAp	03/03/2003	03/03/2003
DRCU QM2 delivery to RAL			SAp	05/01/2004	05/01/2004
DRCU FM delivery to RAL			SAp	30/07/2004	30/07/2004

Work Package: DRCU

1. Subsystem Progress Since Project Inception	
DRCU	
DCU/QM1	<ul style="list-style-type: none"> ➤ BIAS PCB, LIA-P PCB, LIA-S PCB fabrication files sent to JPL ➤ Test plans: LIA-P, LIA-s, BIAS, DAQ-IF available in draft form. ➤ Functional test plan writing in progress. ➤ DAQ IF <ul style="list-style-type: none"> • Fabrication file send to JPL 18/01/2002 • 2 boards available for test at JPL • DAQ IF test achieved ➤ BIAS <ul style="list-style-type: none"> • Components sent • BIAS board assembly achieved 29/05 ➤ LIA-P <ul style="list-style-type: none"> • PCB fabrication achieved • ➤ LIA-S <ul style="list-style-type: none"> • PCB fabrication achieved
SCU/QM1	<ul style="list-style-type: none"> ➤ Draft Specification and preliminary (H/W & VHDL) design available. ➤ Draft DPU/SCU ICD issued. (Internal) Writing of Issue 0.3 ➤ Preliminary command list available ➤ Heaters: prototype test in preparation ➤ Temperature sensors: test successful ➤ DPU I/F command and data I/F achieved. ➤ Functions <ul style="list-style-type: none"> • Heater & temperature function implementation achieved • Calibrator function implementation in progress. • HSK function: prototype board in fabrication, 2 people were added for a few month's to study it, the test software and a FPGA to convert different communication protocols. • SCU logic function (pinout) study: achievement • SCU logic function (logic) study in progress ➤ Boards <ul style="list-style-type: none"> • Temperature board: design PCB achieved. Implementation in progress. • Cch kif board: design PCB, Implementation in progress. • Back plane board: design PCB in progress. ➤ Analog port study achievement ➤ Analog port software primitive in progress. ➤ Test plan writing in progress.
MCU I/F	<ul style="list-style-type: none"> ➤ Design available at LAM & Sap ➤ MCU QM1 delivery to Sap confirmed 12/12/2003.
PSU	<ul style="list-style-type: none"> ➤ Separated power bench will be used for QM1 and QM2. ➤ Draft Specification available. ➤ Call for tender process stuck ➤ Contractual specification writing in progress ➤ Wait for S/C I/F to continue...

DRCU Boxes	<ul style="list-style-type: none"> ➤ Modeling completed. ➤ DCU board front panel design achieved <p>DCU Box.</p> <ul style="list-style-type: none"> ➤ STM: detailed design achieved, fabrication started. ➤ QM1: detailed design update achieved, fabrication in progress ➤ QM2 & FM: I/F available. <p>FCU Box.</p> <ul style="list-style-type: none"> ➤ STM: detailed design achieved, ready for fabrication. ➤ QM1: detailed design update in finalisation. ➤ QM2 & FM: I/F available
Test Equipments	
LTU #1	<ul style="list-style-type: none"> ➤ Specifications available ➤ Hardware & software architecture definition near to completion. ➤ Software development in progress. ➤ Hardware procurement in progress. ➤ Software procurement in progress. ➤ Power bench specification writing in progress.
FPU Simulator #1	<ul style="list-style-type: none"> ➤ Specification available ➤ Electronics prototyping ongoing ➤ S/W evaluation on going <p>➤ PXI TRIG IO Hardware test achieved. Second fabrication achieved. VHDL update achieved.</p> <p>➤ PXI BOLO SPIRE Electronic & design Achieved. VHDL soft studies. Test software specification writing achievement. Test board configuration study & realisation achievement. Functional test achieved.</p> <p>➤ PXI heater/Supply Design modification achieved after specifications were updated (17/12/2001). design achieved. Manufacturing file writing.. Test software specifications achieved. Test board configuration study & realization achieved. Onboard VHDL software study achieved. PXI part fabrication started week 21 (sub-contractor SPCI & ERTE).</p> <p>➤ PXI Cernox DC & AC Analogue studies & design achieved. Complementary tests achieved. Manufacturing file writing achieved, Test software specifications achievement. Test board configuration study & realisation achieved. Onboard VHDL software study over at 50%. PXI part fabrication started week 21 (sub-contractor SPCI & ERTE).</p> <p>➤ Software Supervision software specification writing. Output & input file configuration specification writing. PXI BOLO SPIRE, PXI HEATER / SUPPLY, PXI CERNOX, PXI TRIGGER IO test software development achieved.</p> <p>➤ Rack study in progress.</p>
Part Procurement	
	<ul style="list-style-type: none"> ➤ Declared components list update: edition 13 ➤ OP400 qualification review 12/02/02. Fabrication started. ➤ Harnesses connector estimation carried out. ➤ ATP update with Technologica
Other	
Containers	<ul style="list-style-type: none"> ➤ Specification available.
AIV	
	<ul style="list-style-type: none"> ➤ DRCU development tree available (last version 30/11/2001) ➤ Board Test plan writing in progress. ➤ DRCU AIV plan in progress.

2. Subsystem Progress This Month	
Documentation	
➤ A generic DPU interface for SPIRE DRCU subsystems (VHDL)	Issue 0.4, 11/06/2002
➤ Plan d'action de l'Assurance Produit du projet Herschel	SAP-FIRST-Abx-0137-02, Issue 1.1 18/06/2002
➤ DDR Documentation updating on going: DRCU Specification document SAp-SPIRE-Cca-0025-00 DRCU ICD SAp-SPIRE-Cca-0075-02 DCU design document SAp-SPIRE-FP-0063-02 SCU design document	
Meeting	
24/06	➤ LAM MCU: interface coordination between SAp & LAM
DRCU	
DCU/QM1	➤ Tests on DAQ IF achievement ➤ BIAS board assembly achievement. ➤ Functional test plan writing.
SCU	➤ HSK function: prototype board in fabrication ➤ SCU logic function (logic) study ➤ Back plane: design PCB. ➤ Temp card implementation. ➤ Cchkif board: design PCB, Implantation ➤ Analog port software primitive. ➤ Test plan writing. ➤ Design documentation writing.
VHDL I/F	➤ See documentation
MCU I/F	➤ Coordination Meeting 24/06 ➤ Work on progress.
PSU	➤ /
DRCU Boxes	➤ DRCU/QM1 Board front panels fabrication. ➤ DCU STM & QM1 boxes in fabrication
Test Equipments	
LTU	➤ Software development. ➤ Hardware procurement (OS, development system.) ➤ Soft procurement. ➤ Power bench specification writing.
FPU Simulator	➤ PXI TRIG IO: VHDL update achievement. ➤ PXI BOLO SPIRE: Functional test achievement. ➤ PXI Cernox DC & AC: test board configuration study & realisation achievement. Onboard VHDL software study achievement. PXI part fabrication started (sub-contractor SPCI & ERTE). ➤ PXI heater/supply: PXI part fabrication started (sub-contractor SPCI & ERTE). ➤ Software: PXI BOLO SPIRE, PXI HEATER / SUPPLY, PXI CERNOX, PXI TRIGGER IO test software development achievement ➤ Rack study over at 50%.
Others	
	➤ /
Part Procurement	
	➤ OP400 fabrication launched ➤ Contact with sub-contractors, order placing, list update... ➤ QM components reception.
AIV	
	➤ AIV plan writing.
PA / QA Activities	
Mechanic	➤ /
Electronics	➤ Non conformity management. ➤ Board fabrication file check.

3. Problem Areas	Remedial Actions	
Grounding scheme: The grounding scheme is questioned by JPL, but boards are under test and PSU specifications await decision.		
Test harness responsibility to be clarified.		
4. Milestones		Status
DCU EM QM1 delivery to SAp from JPL	06/11/2002	On schedule
DRCU QM1 harnesses need date	06/11/2002	On schedule
LTU DRCU need date	06/11/2002	On schedule
SPIRE FPU simulator #1 need date delivery to SAp	06/11/2002	On schedule
Detector test cryostat delivery to SAp by JPL	25/11/2002	On schedule
MCU QM1 + simulator need date delivery to SAp	10/12/2002	On schedule
SCU QM1 delivery by SEDI need date	24/12/2002	On schedule
DRCU QM1 delivery to RAL	03/03/2003	On schedule
SPIRE FPU simulator #2 need date	28/07/2003	On schedule
SCU QM2 need date	27/08/2003	On schedule
MCU QM2 delivery to SAp need date	27/08/2003	On schedule
DRCU QM2 delivery to RAL	05/01/2004	On schedule
MCU FM delivery to SAp need date	26/04/2004	On schedule
SCU FM need date	05/05/2004	On schedule
DRCU FM ready for delivery to RAL	30/07/2004	On schedule

Documentation status

1.Documentation List			
Title	Reference	Version, date	
Reference documentation			
➤ SPIRE Instrument Development Plan IIDR	/	Issue 1.1	12/4/2001 IIDR
➤ SPIRE Major Milestone List issue 1.3 IIDR	SPIRE-RAL-PRJ-000455	Issue 1.3	
➤ SPIRE Instrument Requirements	34	Issue 1.0	23/11/00
➤ SPIRE System Budget	/	Issue 3.4	24/07/2001
➤ Cryo-cooler Control Specification	/	/	
➤ Calibrator SSSD: SCAL	HSO-CDF-SP-001	Issue 1.0	10/9/2001
➤ Calibrator SSSD : PCAL	HSO-CDF-SP-003	Issue 1.0	11/9/2001
➤ Detector SSSD	/	Issue 3.1 – draft	
➤ Shutter SSSD	Not yet	/	
➤ Instrument Interface Document part A	SCI-PT-IIDA-04624	2.0,	31/07/2001
➤ Instrument Interface Document part A	SCI-PT-IIDA-04624	3.0, draft	03/05/2002
➤ Instrument Interface Document part B	SCI-PT-IIDB/SPIRE-02124	2.0,	31/07/2001
➤ SPIRE configurable document tree	SPIRE-RAL-PRJ-00033	3.1	03/05/2001
➤ SPIRE product tree	SPIRE-RAL-PRJ-00455	1.0	09/11/1999
➤ SPIRE instrument development plan	SPIRE-RAL-PRJ-0035	1.0	20/05/2000
➤ SPIRE management plan	SPIRE-RAL-PRJ-00029	01/01/2001	
➤ SPIRE Data ICD	SPIRE-RAL-DOC-001078	1.0 draft1	15/01/2002
➤ SPIRE instrument AIV plan	SPIRE-RAL-PRJ-000410	2.1	29/03/2001
Management			
➤ Management plan for the Herschel project.	SAP-FIRST-JLA-0038-01	3.0	23/11/2001
➤ Actions list	SAP-FIRST-DR-0050-01		
➤ DRCU & WIH Development Plan	SAP-SPIRE-JLA-0047-01	3.0	27/11/2001
➤ SPIRE product tree	SAP-FIRST-DR-0071-02	1.2	
➤ WBS Herschel	SAP-FIRST-DR-0043-01	2.1	
➤ WBS SPIRE	SAP-FIRST-DR-0045-01	2.1	
➤ SPIRE master schedule	SAP-SPIRE-DR-0053-02	3.0	28/06/2002
➤ DCU EM QM1 at JPL detailed schedule	SAP-FIRST-DR-0050-01	4.5	28/06/2002
➤ SPIRE FPU simulator detailed schedule	SIG-FIRST-PdA-0052-01	11.0	28/06/2002
➤ SCU QM1 detailed schedule	SEI-SPIRE-MM-0049-01	9.0	28/06/2002
➤ LTU & power bench detailed schedule	SAP-FIRST-DR-0069-02	2.6	28/06/2002
DRCU			
➤ DRCU Specifications document	SAP-SPIRE-Cca-0025-00	Issue 0.91	01/03/2002
➤ DRCU Development Tree	H0030	30/11/2001	
➤ DRCU ICD	SAP-SPIRE-Cca-0075-02	0.6	01/03/2002
➤ DCU design document	SAP-SPIRE-FP-0063-02	0.1	04/03/2002
➤ Test plan DAQ IF	SAP-SPIRE-FP-0067-02	0.1 draft	
➤ Test plan BIAS	SAP-SPIRE-FP-0066-02	0.1 draft	
➤ Test plan LIA P	SAP-SPIRE-FP-0064-02	0.1 draft	
➤ Test plan LIA S	SAP-SPIRE-FP-0065-02	0.1 draft	
➤ SPIRE test configuration,	SAP-SPIRE-LD-0015-01	3.0	08/2001
➤ FPU simulator specifications for DCU / SCU test	SIG-SPIRE-PdA-0030-01	19/03/2001	
➤ SPIRE LTU specifications	SAP-SPIRE-FD-0071-02	1.0	22/04/2002
QA			
➤ Standard product assurance plan	SAP-GERES-Flo-436-00	1.0	09/11/2000
➤ SPIRE liste des documents à produire	SAP-SPIRE-Flo-0028-00	0.2	15/12/2000
➤ Organisation de la gestion documentaire sur Herschel au Sap	SAP-FIRST-DR-0053-01	1.1	06/12/2001
➤ Gestion des documents sur la base Herschel	SAP-FIRST-DR-0072-02	1.3	15/04/2002
➤ Procédures de contrôle projet sur Herschel	SAP-FIRST-DR-0125-02	1.0	15/04/2002
➤ DRCU FMECA Report		Issue 1.0	25/10/2001
➤ Analyse de fiabilité du DRCU	SAP-SPIRE-Flo-0039-01	21/08/2001	
➤ DRCU processor board product assurance specification	SAP-SPIRE-Flo-0020-00	10/01/2001	
➤ Plan d'action de l'Assurance Produit du projet Herschel	SAP-FIRST-Abx-0137-02	Issue 1.1	18/06/2002