

**Work Package: Management & System**

| 1. Subsystem Progress This Month  |   |           |                                 |                 |                |
|---|---|-----------|---------------------------------|-----------------|----------------|
| <b>Meetings</b>   |   |           |                                 |                 |                |
| 13/05/2002  | Herschel project internal review  |           |                                 |                 |                |
| 24/05/2002  | SAp / LAM MCU coordination meeting  |           |                                 |                 |                |
| 28/05/2002  | DRCU System meeting (SPIRE System / SAp / JPL)  |           |                                 |                 |                |
| <b>Management act.</b>  |   |           |                                 |                 |                |
| Project control   | <ul style="list-style-type: none"> <li>➤ SPIRE master schedule updated.</li> <li>➤ DCU EM QM1 detailed schedule.</li> <li>➤ SPIRE FPU simulator detailed schedule update.</li> <li>➤ SCU QM1 detailed schedule update.</li> <li>➤ Action list update.</li> <li>➤ SPIRE reporting.</li> </ul>  |           |                                 |                 |                |
| CEA/JPL MoU   | ➤ Signed by SPIRE PI.   |           |                                 |                 |                |
| PA  | <ul style="list-style-type: none"> <li>➤ PA / QA internal audit near to completion.</li> <li>➤ Jean Fontignie has joined the QA team. He is in charge of electronics PA.</li> </ul>   |           |                                 |                 |                |
| SAp / JPL   | <ul style="list-style-type: none"> <li>➤ F. Pinsard stay at Caltech :               <ul style="list-style-type: none"> <li>• 11/04 to 10/06: DAQ IF + BIAS board test</li> <li>• 24/06 to 12/07: LIA-P board test</li> <li>• 22/07 to 16/08: LIA-S test board + functional system test</li> <li>• 09/09 to 18/10: performances system test</li> </ul> </li> </ul> |           |                                 |                 |                |
| 2. Problem Areas  |   |           | Remedial Actions                |                 |                |
| ➤ Potential risk on DRCU FM delivery: Grounding scheme issue prevents (among else) to send out the PSU call for tender. |   |           | ➤ See DRCU workpackage section. |                 |                |
| 3. Actions  |   |           |                                 |                 |                |
| Still Opened  |   |           |                                 |                 |                |
| Ref.  | Meeting   | Actionnee | Due date                        | Action          |                |
| /   | /   | /         | /                               | /               |                |
| Closed  |   |           |                                 |                 |                |
| Ref.  | Meeting   | Actionnee | Due date                        | Action          |                |
| /   | /   | /         | /                               | /               |                |
| 4. Project Milestones   |   |           |                                 |                 |                |
| <i>Main Delivery Milestones</i>   |   |           | <i>Resp.</i>                    | <i>Baseline</i> | <i>Current</i> |
| DRCU QM1 delivery to RAL  |   |           | SAp                             | 03/03/2003      | 03/03/2003     |
| DRCU QM2 delivery to RAL  |   |           | SAp                             | 05/01/2004      | 05/01/2004     |
| DRCU FM delivery to RAL   |   |           | SAp                             | 30/07/2004      | 30/07/2004     |

**Work Package: DRCU**

| <b>1. Subsystem Progress Since Project Inception</b> |  |
|--|--|
| <b>DRCU</b>  |  |
| <b>DCU/QM1</b>                                       | <ul style="list-style-type: none"> <li>➤ BIAS PCB, LIA-P PCB, LIA-S PCB fabrication files sent to JPL</li> <li>➤ Test plans: LIA-P, LIA-s, BIAS, DAQ-IF available in draft form.</li> <li>➤ Back planes in fabrication</li> <br/> <li>➤ <b>DAQ IF</b> <ul style="list-style-type: none"> <li>• Fabrication file send to JPL 18/01/2002</li> <li>• 2 boards available for test at JPL</li> <li>• DAQ IF test achieved</li> </ul> </li> <li>➤ <b>BIAS</b> <ul style="list-style-type: none"> <li>• Components sent</li> <li>• BIAS board assembly achieved 29/05</li> </ul> </li> <li>➤ <b>LIA-P</b> <ul style="list-style-type: none"> <li>• PCB fabrication achieved</li> <li>• LIA-P Board assembly: wait for components</li> </ul> </li> <li>➤ <b>LIA-S</b> <ul style="list-style-type: none"> <li>• PCB fabrication achieved</li> <li>• LIA-S board assembly: wait for components</li> </ul> </li> </ul>  |
| <b>SCU/QM1</b>                                       | <ul style="list-style-type: none"> <li>➤ Draft Specification and preliminary (H/W &amp; VHDL) design available.</li> <li>➤ Draft DPU/SCU ICD issued. (Internal) Writing of Issue 0.3</li> <li>➤ Preliminary command list available</li> <li>➤ Heaters: prototype test in preparation</li> <li>➤ Temperature sensors: test successful</li> <li>➤ DPU I/F command and data I/F achieved.</li> <br/> <li>➤ <b>Functions</b> <ul style="list-style-type: none"> <li>• Heater &amp; temperature function implementation achieved</li> <li>• Calibrator function implementation in progress.</li> <li>• HSK function: prototype board in fabrication, 2 people were added for a few month's to study it, the test software and a FPGA to convert different communication protocols.</li> <li>• SCU logic function (pinout) study: achievement</li> <li>• SCU logic function (logic) study started</li> </ul> </li> <li>➤ <b>Boards</b> <ul style="list-style-type: none"> <li>• Temperature board: design PCB achieved.</li> <li>• Cchkif board: design PCB started.</li> <li>• Back plane board: design PCB started.</li> </ul> </li> <br/> <li>➤ Analog port study achievement</li> <li>➤ Analog port software primitive started.</li> <li>➤ Test plan started.</li> </ul> |
| <b>MCU I/F</b>                                       | <ul style="list-style-type: none"> <li>➤ Design available at LAM &amp; SAp</li> <li>➤ MCU QM1 delivery to SAp confirmed 12/12/2003.</li> </ul>   |
| <b>PSU</b>   | <ul style="list-style-type: none"> <li>➤ Separated power bench will be used for QM1 and QM2.</li> <li>➤ Draft Specification available.</li> <li>➤ Call for tender process in progress (Call for Application completed)</li> <li>➤ Contractual specification writing in progress</li> </ul>   |
| <b>DRCU Boxes</b>                                    | <ul style="list-style-type: none"> <li>➤ Modeling completed.</li> <li>➤ DCU board front panel design achieved</li> <br/> <li><b>DCU Box.</b></li> <li>➤ STM: detailed design achieved, ready for fabrication.</li> <li>➤ QM1: detailed design update in progress</li> <li>➤ QM2 &amp; FM: /</li> <br/> <li><b>FCU Box.</b></li> <li>➤ STM: detailed design achieved, ready for fabrication.</li> <li>➤ QM1: detailed design update in progress.</li> <li>➤ QM2 &amp; FM: /</li> </ul>  |

| <b>Test Equipments</b>  |   |
|-------------------------|---|
| <b>LTU #1</b>           | <ul style="list-style-type: none"> <li>➤ Specifications available</li> <li>➤ Hardware &amp; software architecture definition near to completion.</li> <li>➤ Software development in progress. I/F started.</li> <li>➤ Hardware procurement in progress</li> <li>➤ Power bench specification writing in progress.</li> </ul>   |
| <b>FPU Simulator #1</b> | <ul style="list-style-type: none"> <li>➤ Specification available</li> <li>➤ Electronics prototyping ongoing</li> <li>➤ S/W evaluation on going</li> <li>➤ <b>PXI TRIG IO</b><br/>Hardware test achieved. Second fabrication achieved.</li> <li>➤ <b>PXI BOLO SPIRE</b><br/>Electronic &amp; design Achieved. VHDL soft studies. Test software specification writing achievement. Test board configuration study &amp; realisation achievement. Functional test over at 80%</li> <li>➤ <b>PXI heater/Supply</b><br/>Design modification achieved after specifications were updated (17/12/2001). design achieved. Manufacturing file writing,. Test software specifications achievement. test board configuration study &amp; realization achievement. Onboard VHDL software study achievement. PXI part fabrication started week 21 (sub-contractor SPCI &amp; ERTE).</li> <li>➤ <b>PXI Cernox DC &amp; AC</b><br/>Analogue studies &amp; design achieved. Complementary tests achieved. Manufacturing file writing achieved, Test software specifications achievement. Test board configuration study &amp; realisation over at 50%. Onboard VHDL software study over at 50%. PXI part fabrication started week 21 (sub-contractor SPCI &amp; ERTE).</li> <li>➤ <b>Software</b><br/>Supervision software specification writing. Output &amp; input file configuration specification writing. PXI BOLO SPIRE test software development over at 80%.</li> <li>➤ Rack study started.</li> </ul> |
| <b>Part Procurement</b> |   |
|                         | <ul style="list-style-type: none"> <li>➤ Declared components list update: edition 13</li> <li>➤ OP400 qualification review 12/02/02</li> <li>➤ Harnesses connector estimation carried out.</li> <li>➤ ATP update with Technologica</li> </ul>   |
| <b>Other</b>            |   |
| Containers              | ➤ Specification available.  |
| <b>AIV</b>              |   |
|                         | <ul style="list-style-type: none"> <li>➤ DRCU development tree available (last version 30/11/2001)</li> <li>➤ Test plan writing in progress.</li> </ul>   |

| <b>2. Subsystem Progress This Month</b>   |   |
|---|---|
| <b>Documentation</b>  |   |
| ➤ /   |   |
| <b>Meeting</b>  |   |
| 24/05/2002  | Meeting at LAM: discussion on MCU AIV and Mechanism Simulator specification and I/F (incl. LTU).  |
| 28/05/02  | DRCU System meeting at SAP  |
| 30/05/02  | Grounding scheme telecon  |
| <b>DRCU</b>   |   |
| DCU/QM1   | <ul style="list-style-type: none"> <li>➤ Tests on DAQ IF</li> <li>➤ BIAS board assembly</li> <li>➤ LIA-P PCB fabrication</li> <li>➤ LIA-S PCB fabrication</li> <li>➤ Backplanes in fabrication</li> </ul>   |
| SCU/QM1   | <ul style="list-style-type: none"> <li>➤ HSK function: prototype board in fabrication, 2 people were added for a few months to study it, the test software and a FPGA to convert different communication protocols.</li> <li>➤ SCU logic function (pinout) study: achievement</li> <li>➤ SCU logic function (logic) study started</li> <li>➤ Temperature board design PCB achievement.</li> <li>➤ Cchkif board: design PCB started</li> <li>➤ Analog port study achievement</li> <li>➤ Analog port software primitive started.</li> <li>➤ Test plan started.</li> <li>➤ Writing of issue 0.3 of "generic DPU I/F"</li> </ul>  |
| MCU I/F   | ➤ MCU AIV meeting May.24th Keep on doing.   |
| PSU   | ➤ Contractual specification writing.  |
| DRCU Boxes  | <ul style="list-style-type: none"> <li>➤ DRCU/QM1 Board front panels fabrication.</li> <li>➤ DCU/QM1 box design update, fabrication in stand by. Ready for July (not critical yet)</li> <li>➤ FCU/QM1 box design update, fabrication in stand by. Not critical yet</li> </ul>   |
| <b>Test Equipments</b>  |   |
| LTU   | <ul style="list-style-type: none"> <li>➤ Work on Software development, I/F started.</li> <li>➤ Hardware procurement progress. (OS, development system.)</li> <li>➤ Power bench specification writing started. Wait for PSU specification to be achieved</li> </ul>  |
| FPU Simulator   | <ul style="list-style-type: none"> <li>➤ PXI BOLO SPIRE: test board configuration study &amp; realisation achievement. Functional test over at 80%</li> <li>➤ PXI Cernox DC &amp; AC: test board configuration study &amp; realisation over at 50%. Onboard VHDL software study over at 50%. PXI part fabrication started week 21 (sub-contractor SPCI &amp; ERTE).</li> <li>➤ PXI heater/supply: test board configuration study &amp; realisation achievement. Onboard VHDL software study achievement. PXI part fabrication started week 21 (sub-contractor SPCI &amp; ERTE).</li> <li>➤ Software: Supervision software specification writing. Output &amp; input file configuration specification writing. PXI BOLO SPIRE test software development over at 80%.</li> <li>➤ Rack study started.</li> </ul> |
| <b>Others</b>   |   |
| ➤ /   |   |
| <b>Part Procurement</b>   |   |
| <ul style="list-style-type: none"> <li>➤ Components sent to JPL</li> <li>➤ ATP (authorisation to Proceed) update with Technologica.</li> <li>➤ Contact with sub-contractors.</li> <li>➤ Components list update. Issue 13</li> </ul> |   |
| <b>AIV</b>  |   |
| ➤ Test plan writing.  |   |
| <b>PA / QA Activities</b>   |   |
| Mechanic  | ➤ /   |
| Electronics   | ➤ /   |

| 3. Problem Areas   | Remedial Actions   |                    |
|--|--|--------------------|
| Grounding scheme:<br>The grounding scheme is questioned by JPL, but boards are under test and PSU specifications await decision. | DRCU system meeting (28/05/02).<br>Grounding scheme telecon (30/05/02)<br>Tiger team set up. |                    |
| Test harness responsibility to be clarified.   |  |                    |
| FPU harness  | Proposal made by RAL to include the Cooler harness in the SPIRE FPU harness spec.            |                    |
| The SCU development does not progress at the expected pace. The person in charge of the analog part moved to another department. | A new person has been appointed to take over the analog activity of the SCU.                 |                    |
| 4. Milestones  | Status   |                    |
| DCU EM QM1 delivery to SAp from JPL  | 06/11/2002   | On schedule        |
| DRCU QM1 harnesses need date   | 06/11/2002   | On schedule        |
| LTU DRCU need date   | 06/11/2002   | On schedule        |
| SPIRE FPU simulator #1 need date delivery to SAp   | 06/11/2002   | On schedule        |
| Detector test cryostat delivery to SAp by JPL  | 25/11/2002   | On schedule        |
| MCU QM1 + simulator need date delivery to SAp  | 10/12/2002   | On schedule        |
| SCU QM1 delivery by SEDI need date   | 24/12/2002   | On schedule        |
| <b>DRCU QM1 delivery to RAL</b>  | <b>03/03/2003</b>  | <b>On schedule</b> |
| SPIRE FPU simulator #2 need date   | 28/07/2003   | On schedule        |
| SCU QM2 need date  | 27/08/2003   | On schedule        |
| MCU QM2 delivery to SAp need date  | 27/08/2003   | On schedule        |
| DRCU QM2 delivery to RAL   | 05/01/2004   | On schedule        |
| MCU FM delivery to SAp need date   | 26/04/2004   | On schedule        |
| SCU FM need date   | 05/05/2004   | On schedule        |
| DRCU FM ready for delivery to RAL  | 30/07/2004   | On schedule        |

## Documentation status

| 1.Documentation List  |                         |                   |                |
|---|-------------------------|-------------------|----------------|
| Title   | Reference               | Version, date     |                |
| <b>Reference documentation</b>                                |                         |                   |                |
| ➤ SPIRE Instrument Development Plan IIDR                      | /                       | Issue 1.1         | 12/4/2001 IIDR |
| ➤ SPIRE Major Milestone List issue 1.3 IIDR                   | SPIRE-RAL-PRJ-000455    | Issue 1.3         |                |
| ➤ SPIRE Instrument Requirements                               | 34                      | Issue 1.0         | 23/11/00       |
| ➤ SPIRE System Budget   | /                       | Issue 3.4         | 24/07/2001     |
| ➤ Cryo-cooler Control Specification                           | /                       | /                 |                |
| ➤ Calibrator SSSD: SCAL                                       | H50-CDF-SP-001          | Issue 1.0         | 10/9/2001      |
| ➤ Calibrator SSSD : PCAL                                      | H50-CDF-SP-003          | Issue 1.0         | 11/9/2001      |
| ➤ Detector SSSD   | /                       | Issue 3.1 – draft |                |
| ➤ Shutter SSSD  | Not yet                 | /                 |                |
| ➤ Instrument Interface Document part A                        | SCI-PT-IIDA-04624       | 2.0,              | 31/07/2001     |
| ➤ Instrument Interface Document part A                        | SCI-PT-IIDA-04624       | 3.0, draft        | 03/05/2002     |
| ➤ Instrument Interface Document part B                        | SCI-PT-IIDB/SPIRE-02124 | 2.0,              | 31/07/2001     |
| ➤ SPIRE configurable document tree                            | SPIRE-RAL-PRJ-00033     | 3.1               | 03/05/2001     |
| ➤ SPIRE product tree  | SPIRE-RAL-PRJ-00455     | 1.0               | 09/11/1999     |
| ➤ SPIRE instrument development plan                           | SPIRE-RAL-PRJ-0035      | 1.0               | 20/05/2000     |
| ➤ SPIRE management plan                                       | SPIRE-RAL-PRJ-00029     |                   | 01/01/2001     |
| ➤ SPIRE Data ICD  | SPIRE-RAL-DOC-001078    | 1.0 draft1        | 15/01/2002     |
| ➤ SPIRE instrument AIV plan                                   | SPIRE-RAL-PRJ-000410    | 2.1               | 29/03/2001     |
| <b>Management</b>   |                         |                   |                |
| ➤ Management plan for the Herschel project.                   | SAP-FIRST-JLA-0038-01   | 3.0               | 23/11/2001     |
| ➤ Actions list  | SAP-FIRST-DR-0050-01    |                   |                |
| ➤ DRCU & WIH Development Plan                                 | SAP-SPIRE-JLA-0047-01   | 3.0               | 27/11/2001     |
| ➤ SPIRE product tree  | SAP-FIRST-DR-0071-02    | 1.2               |                |
| ➤ WBS Herschel  | SAP-FIRST-DR-0043-01    | 2.1               |                |
| ➤ WBS SPIRE   | SAP-FIRST-DR-0045-01    | 2.1               |                |
| ➤ SPIRE master schedule                                       | SAP-SPIRE-DR-0053-02    | 2.9               | 28/05/2002     |
| ➤ DCU EM QM1 at JPL detailed schedule                         | SAP-FIRST-DR-0050-01    | 4.4               | 28/05/2002     |
| ➤ SPIRE FPU simulator detailed schedule                       | SIG-FIRST-PdA-0052-01   | 10.0              | 28/05/2002     |
| ➤ SCU QM1 detailed schedule                                   | SEI-SPIRE-MM-0049-01    | 8.0               | 28/05/2002     |
| ➤ LTU & power bench detailed schedule                         | SAP-FIRST-DR-0069-02    | 2.5               | 25/05/2002     |
| <b>DRCU</b>   |                         |                   |                |
| ➤ DRCU Specifications document                                | SAP-SPIRE-Cca-0025-00   | Issue 0.91        | 01/03/2002     |
| ➤ DRCU Development Tree                                       | H0030                   |                   | 30/11/2001     |
| ➤ DRCU ICD  | SAP-SPIRE-Cca-0075-02   | 0.6               | 01/03/2002     |
| ➤ DCU design document   | SAP-SPIRE-FP-0063-02    | 0.1               | 04/03/2002     |
| ➤ Test plan DAQ IF  | SAP-SPIRE-FP-0067-02    | 0.1 draft         |                |
| ➤ Test plan BIAS  | SAP-SPIRE-FP-0066-02    | 0.1 draft         |                |
| ➤ Test plan LIA P   | SAP-SPIRE-FP-0064-02    | 0.1 draft         |                |
| ➤ Test plan LIA S   | SAP-SPIRE-FP-0065-02    | 0.1 draft         |                |
| ➤ SPIRE test configuration,                                   | SAP-SPIRE-LD-0015-01    | 3.0               | 08/2001        |
| ➤ FPU simulator specifications for DCU / SCU test             | SIG-SPIRE-PdA-0030-01   |                   | 19/03/2001     |
| ➤ SPIRE LTU specifications                                    | SAP-SPIRE-FD-0071-02    | 1.0               | 22/04/2002     |
| <b>QA</b>   |                         |                   |                |
| ➤ Standard product assurance plan                             | SAP-GERES-Flo-436-00    | 1.0               | 09/11/2000     |
| ➤ SPIRE liste des documents à produire                        | SAP-SPIRE-Flo-0028-00   | 0.2               | 15/12/2000     |
| ➤ Organisation de la gestion documentaire sur Herschel au Sap | SAP-FIRST-DR-0053-01    | 1.1               | 06/12/2001     |
| ➤ Gestion des documents sur la base Herschel                  | SAP-FIRST-DR-0072-02    | 1.3               | 15/04/2002     |
| ➤ Procédures de contrôle projet sur Herschel                  | SAP-FIRST-DR-0125-02    | 1.0               | 15/04/2002     |
| ➤ DRCU FMECA Report   |                         | Issue 1.0         | 25/10/2001     |
| ➤ Analyse de fiabilité du DRCU                                | SAP-SPIRE-Flo-0039-01   |                   | 21/08/2001     |
| ➤ DRCU processor board product assurance specification        | SAP-SPIRE-Flo-0020-00   |                   | 10/01/2001     |