

**Work Package: Management & System**

**SPIRE-SAP-REP-001282**

1. Subsystem Progress This Month					
<b>Meetings</b>					
5-6 /03	SPIRE IBDR				
<b>Management act.</b>					
Project control	<ul style="list-style-type: none"> <li>➤ SPIRE master schedule updated.</li> <li>➤ DCU EM QM1 detailed schedule updated before Frederic's mission to the USA at JPL.</li> <li>➤ SPIRE FPU simulator detailed schedule update.</li> <li>➤ SCU QM1 detailed schedule update.</li> <li>➤ Action list update.</li> <li>➤ SPIRE reporting.</li> </ul>				
CEA/JPL MoU	➤ Signed by JPL, to be signed by SPIRE PI				
DCU QM1 dev. schedule	➤ Agreed with JPL				
2. Problem Areas			Remedial Actions		
➤ SPIRE/CEA MoU not yet signed			➤ CEA to send a new proposal legally acceptable by CEA		
➤ S/C I/F not yet frozen			➤ SPIRE Project action on ESA/Alcatel		
3. Actions					
<b>Still Opened</b>					
<i>Ref.</i>	<i>Meeting</i>	<i>Actionnee</i>	<i>Due date</i>	<i>Action</i>	
/	/	/	/	/	
<b>Closed</b>					
<i>Ref.</i>	<i>Meeting</i>	<i>Actionnee</i>	<i>Due date</i>	<i>Action</i>	
/	/	/	/	/	
4. Project Milestones					
<i>Main Delivery Milestones</i>			<i>Resp.</i>	<i>Baseline</i>	<i>Current</i>
DRCU QM1 delivery to RAL			SAP	03/03/2003	03/03/2003
DRCU QM2 delivery to RAL			SAP	05/01/2004	05/01/2004
DRCU FM delivery to RAL			SAP	30/07/2004	30/07/2004

**Work Package: DRCU**

<b>1. Subsystem Progress Since Project Inception</b>	
<b>DRCU</b>	
<b>DCU</b>	<ul style="list-style-type: none"> <li>➤ Board PCB re-design</li> <li>➤ IBDR documentation writing achieved</li> <li>➤ FPGA achieved.</li> <li>➤ DAQ IF fabrication file send to JPL 18/01</li> <li>➤ BIAS PCB fabrication file send to JPL</li> <li>➤ LIA-P PCB fabrication file send to JPL</li> <li>➤ LIA-S PCB fabrication file send to JPL</li> <li>➤ Test plan LIA-P, LIA-s, BIAS, DAQ-IF writing achieved</li> <li>➤ DCU box realization file achieved</li> </ul>
<b>SCU</b>	<ul style="list-style-type: none"> <li>➤ Draft Specification and preliminary (H/W &amp; VHDL) design available.</li> <li>➤ Draft DPU/SCU ICD issued. (Internal)</li> <li>➤ Preliminary command list available</li> <li>➤ Heaters: prototype test in preparation</li> <li>➤ Temperature sensors: test successful</li> <li>➤ Heater &amp; temperature function implementation finalisation</li> <li>➤ Analog ports in progress</li> <li>➤ Calibrator function implementation in progress</li> <li>➤ HSK function implementation in progress.</li> <li>➤ Temperature card: design PCB in progress.</li> <li>➤ DPU I/F command and data I/F achieved.</li> <li>➤ SCU QM1 box design &amp; manufacturing file finalisation.</li> <li>➤ Dynamic studies of FCU box finalisation.</li> </ul>
<b>MCU I/F</b>	<ul style="list-style-type: none"> <li>➤ Design defined and available at LAM &amp; SAp</li> <li>➤ MCU QM1 delivery to SAp confirmed 12/12/2003.</li> </ul>
<b>PSU</b>	<ul style="list-style-type: none"> <li>➤ Separated power bench will be used for QM1 and QM2.</li> <li>➤ Draft Specification available.</li> <li>➤ Call for tender process started (Call for Application completed)</li> <li>➤ Specification writing: finalisation</li> </ul>
<b>DRCU Boxes</b>	<ul style="list-style-type: none"> <li>➤ Modeling</li> <li>➤ DCU board front panel design achieved</li> <li>➤ Board front panels fabrication in progress.</li> </ul>
<b>Test Equipments</b>	
<b>LTU</b>	<ul style="list-style-type: none"> <li>➤ Specification writing in progress</li> <li>➤ Hardware &amp; software architecture definition in progress</li> <li>➤ Detailed schedule updated</li> </ul>
<b>FPU Simulator</b>	<ul style="list-style-type: none"> <li>➤ Specification available</li> <li>➤ Electronics prototyping ongoing</li> <li>➤ S/W evaluation on going</li> <li>➤ PXI TRIG IO: Hardware test achieved. Second fabrication achieved.</li> <li>➤ PXI BOLO SPIRE: Electronic &amp; design Achieved. Test software specification writing in progress. Fabrication in progress.</li> <li>➤ PXI heater/Supply: Design modification achieved after specifications were updated (17/12/2001).</li> <li>➤ PXI Cernox DC &amp; AC: Analogue studies &amp; design achieved. Complementary tests achieved</li> <li>➤ Software: Supervision software specification writing in finalisation. Input &amp; output files specification writing in progress.</li> </ul>
<b>Part Procurement</b>	
	<ul style="list-style-type: none"> <li>➤ Declared components list update: edition 12</li> <li>➤ OP400 qualification review 12/02/02</li> <li>➤ Harness's connectors estimation</li> </ul>
<b>Other</b>	
Containers	<ul style="list-style-type: none"> <li>➤ Specification available.</li> </ul>
<b>AIV</b>	
	<ul style="list-style-type: none"> <li>➤ DRCU development tree available ( last version 30/11/2001 )</li> </ul>

2. Subsystem Progress This Month		
<b>Documentation</b>		
➤ DCU design document	SAp-SPIRE-FP-0063-02	Issue 0.1, 04/03/2002
➤ DCU LIA-P test plan	SAp-SPIRE-FP-0064-02	Issue 0.1 draft
➤ DCU LIA-S test plan	SAp-SPIRE-FP-0065-02	Issue 0.1 draft
➤ DCU BIAS test plan	SAp-SPIRE-FP-0066-02	Issue 0.1 draft
➤ DCU DAQ IF test plan	SAp-SPIRE-FP-0067-02	Issue 0.1 draft
<b>Meeting</b>		
13/03	LAM: Mechanics on DCU, MCU	
19/03	Start of fabrication review boards LIA-S	
<b>DRCU</b>		
DCU	<ul style="list-style-type: none"> <li>➤ LIA-S: PCB layout modification achieved. Quality review before fabrication, file sent to JPL</li> <li>➤ FPGA achievement</li> <li>➤ Test plan LIA-P, LIA-S, BIAS, DAQ IF writing</li> <li>➤ Sorting out of DAQ-IF board fabrication issues</li> <li>➤ DCU box realization file</li> </ul>	
SCU	<ul style="list-style-type: none"> <li>➤ Heater function implementation achievement.</li> <li>➤ Temperature function implementation finalisation.</li> <li>➤ Calibrator function implementation</li> <li>➤ HSK function implementation.</li> <li>➤ Temperature card: design PCB.</li> <li>➤ DPU I/F command and data I/F achievement.</li> <li>➤ Analog ports.</li> <li>➤ SCU QM1 dedicated box design &amp; manufacturing file finalisation.</li> </ul>	
MCU I/F	➤ MCU QM1 delivery to SAp confirmed 12/12/2003.	
PSU	➤	
DRCU Boxes	➤ Board front panels fabrication.	
<b>Test Equipments</b>		
LTU	<ul style="list-style-type: none"> <li>➤ Specification writing</li> <li>➤ Hardware &amp; software architecture definition</li> <li>➤ Detailed schedule update.</li> </ul>	
FPU Simulator	<ul style="list-style-type: none"> <li>➤ PXI BOLO SPIRE: Electronic &amp; design Achieved. Fabrication beginning. Test software specification writing</li> <li>➤ PXI Cernox DC &amp; AC: Analogue studies &amp; design achievement. Complementary tests done</li> <li>➤ PXI heater/supply: Design achievement.</li> <li>➤ Software: Supervision software specification writing. Input &amp; output files specification writing</li> </ul>	
<b>Others</b>		
➤ /		
<b>Part Procurement</b>		
➤ Harness' connectors estimation.		
<b>AIV</b>		
➤ /		
<b>PA / QA Activities</b>		
LIA-S board	➤ Fabrication file review (non conformances check, electrical scheme & mechanical drawing check, equipment file, mounting procedure check...).	
<b>3. Problem Areas</b>		<b>Remedial Actions</b>
FRB components, LIA-P, LIA-S, BIAS capacities not available		JPL looks for these components

<b>4. Milestones</b>		<b>Status</b>
DCU EM QM1 delivery to SAp	08/11/2002	On schedule
DRCU QM1 harnesses need date	18/11/2002	On schedule
LTU DRCU need date	19/11/2002	On schedule
SPIRE FPU simulator #1 delivery to SAp	19/11/2002	On schedule
Detector test cryostat delivery to SAp by JPL	26/11/2002	On schedule
MCU QM1 + simulator need date delivery to SAp	10/12/2002	On schedule
SCU QM1 delivery by SEDI need date	24/12/2002	On schedule
DRCU QM1 delivery to RAL	03/03/2003	On schedule
SPIRE FPU simulator #2 need date	28/07/2003	On schedule
SCU QM2 need date	27/08/2003	On schedule
MCU QM2 delivery to SAp need date	27/08/2003	On schedule
DRCU QM2 delivery to RAL	05/01/2004	On schedule
MCU FM delivery to SAp need date	26/04/2004	On schedule
SCU FM need date	05/05/2004	On schedule
DRCU FM ready for delivery to RAL	30/07/2004	On schedule
F.Pinsard missions at JPL for the DCU EM/QM1	11/04→1/06/2002; 24/06→12/07; 22/07→16/08; 09/09→18/10	

## Documentation status

<b>1.Documentation List</b>			
<b>Title</b>	<b>Reference</b>	<b>Version, date</b>	
<b>Reference documentation</b>			
➤ SPIRE Instrument Development Plan IIDR	/	Issue 1.1	12/4/2001 IIDR
➤ SPIRE Major Milestone List issue 1.3 IIDR	SPIRE-RAL-PRJ-000455	Issue 1.3	
➤ SPIRE Instrument Requirements	34	Issue 1.0	23/11/00
➤ SPIRE System Budget	/	Issue 3.4	24/07/2001
➤ Cryo-cooler Control Specification	/	/	/
➤ Calibrator SSSD: SCAL	HSO-CDF-SP-001	Issue 1.0	10/9/2001
➤ Calibrator SSSD : PCAL	HSO-CDF-SP-003	Issue 1.0	11/9/2001
➤ Detector SSSD	/	Issue 3.1 – draft	
➤ Shutter SSSD	Not yet	/	/
➤ Instrument Interface Document part A	SCI-PT-IIDA-04624	2.0,	31/07/2001
➤ Instrument Interface Document part B	SCI-PT-IIDB/PACS-02126	2.0,	31/07/2001
➤ SPIRE configurable document tree	SPIRE-RAL-PRJ-00033	3.1	03/05/2001
➤ SPIRE product tree	SPIRE-RAL-PRJ-00455	1.0	09/11/1999
➤ SPIRE instrument development plan	SPIRE-RAL-PRJ-0035	1.0	20/05/2000
➤ SPIRE management plan	SPIRE-RAL-PRJ-00029		01/01/2001
➤ SPIRE Data ICD	SPIRE-RAL-DOC-001078	1.0 draft1	15/01/2002
➤ SPIRE instrument AIV plan	SPIRE-RAL-PRJ-000410	2.1	29/03/2001
<b>Management</b>			
➤ Management plan for the Herschel project.	SAP-FIRST-JLA-0038-01	3.0	23/11/2001
➤ Actions list	SAP-FIRST-DR-0050-01	1.6	
➤ DRCU & WIH Development Plan	SAP-SPIRE-JLA-0047-01	3.0	27/11/2001
➤ SPIRE product tree	SAP-FIRST-DR-0071-02	1.2	
➤ WBS Herschel	SAP-FIRST-DR-0043-01	2.1	
➤ WBS SPIRE	SAP-FIRST-DR-0045-01	2.1	
➤ SPIRE master schedule	SAP-SPIRE-DR-0053-02	2.4	25/03/2002
➤ DCU EM QM1 at JPL detailed schedule	SAP-FIRST-DR-0050-01	4.2	22/03/2002
➤ SPIRE FPU simulator detailed schedule	SIG-FIRST-PdA-0052-01	8.0	28/03/2002
➤ SCU QM1 detailed schedule	SEI-SPIRE-MM-0049-01	7.0	28/03/2002
➤ LTU & power bench detailed schedule	SAP-FIRST-DR-0069-02	2.3	22/03/2002
➤ Milestones list update	SAP-FIRST-DR-0068-02	1.3	28/03/2002
<b>DRCU</b>			
➤ DRCU Specifications document	SAP-SPIRE-CCa-0025-00	Issue 0.91	01/03/2002
➤ DRCU Development Tree	H0030		30/11/2001
➤ DRCU ICD	SAP-SPIRE-CCa-0025-00	0.6	01/03/2002
➤ DCU design document	SAP-SPIRE-FP-0063-02	0.1	04/03/2002
➤ Test plan DAQ IF	SAP-SPIRE-FP-0067-02	0.1 draft	
➤ Test plan BIAS	SAP-SPIRE-FP-0066-02	0.1 draft	
➤ Test plan LIA P	SAP-SPIRE-FP-0064-02	0.1 draft	
➤ Test plan LIA S	SAP-SPIRE-FP-0065-02	0.1 draft	
➤ SPIRE test configuration,	SAP-SPIRE-LD-0015-01	3.0	08/2001
➤ FPU simulator specifications for DCU / SCU test	SIG-SPIRE-PdA-0030-01		19/03/2001
<b>QA</b>			
➤ Standard product assurance plan	SAP-GERES-Flo-436-00	1.0	09/11/2000
➤ SPIRE liste des documents à produire	SAP-SPIRE-Flo-0028-00	0.2	15/12/2000
➤ Organisation de la gestion documentaire sur Herschel au SAp	SAP-FIRST-DR-0053-01	1.1	06/12/2001
➤ Gestion des documents sur la base Herschel	SAP-FIRST-DR-0072-02	1.2 draft	25/03/2002
➤ DRCU FMECA Report		Issue 1.0	25/10/2001
➤ Analyse de fiabilité du DRCU	SAP-SPIRE-Flo-0039-01		21/08/2001
➤ DRCU processor board product assurance specification	SAP-SPIRE-Flo-0020-00		10/01/2001