

Work Package: Management & System

SPIRE-SAP-REP-001276

1. Subsystem Progress This Month					
Meetings					
06/02/2002		Start of fabrication review boards BIAS & LIA-P			
12/02/2002		OP400 qualification review			
Management act.					
Project control		<ul style="list-style-type: none"> ➤ SPIRE master schedule updated. ➤ DCU EM QM1 detailed schedule updated. ➤ SPIRE FPU simulator detailed schedule update. ➤ SCU QM1 detailed schedule update. ➤ Action list update. ➤ SPIRE reporting. 			
2. Problem Areas			Remedial Actions		
➤ Agreement with JPL on DCU development schedule			➤ JPL to review the schedule and provide agreement.		
3. Actions					
Still Opened					
Ref.	Meeting	Actionnee	Due date	Action	
/	/	/	/	/	
Closed					
Ref.	Meeting	Actionnee	Due date	Action	
/	/	/	/	/	
4. Project Milestones					
Main Delivery Milestones			Resp.	Baseline	Current
DRCU QM1 delivery to RAL			SAp	03/03/2003	03/03/2003
DRCU QM2 delivery to RAL			SAp	05/01/2004	05/01/2004
DRCU FM delivery to RAL			SAp	30/07/2004	30/07/2004

Work Package: DRCU

1. Subsystem Progress Since Project Inception	
DRCU	
DCU	<ul style="list-style-type: none"> ➤ Board PCB re-design ➤ IBDR documentation writing achieved ➤ VHDL coding & Simulation in progress. ➤ DAQ IF fabrication file send to JPL 18/01 ➤ BIAS PCB fabrication file send to JPL ➤ LIA-P PCB fabrication file send to JPL ➤ LIA-S PCB layout modification in finalization
SCU	<ul style="list-style-type: none"> ➤ Draft Specification and preliminary (H/W & VHDL) design available. ➤ Draft DPU/SCU ICD issued. (internal) ➤ Preliminary command list available ➤ Heaters : prototype test in preparation ➤ Temperature sensors : test successful ➤ PCB design preparation ➤ Heater & temperature function implementation finalization ➤ Analog ports in progress ➤ Calibrator function implementation in progress ➤ HSK function implementation in progress. ➤ Temperature card : design PCB in progress. ➤ DPU I/F command and data I/F finalization.
MCU I/F	<ul style="list-style-type: none"> ➤ Design defined and available at LAM & SAp ➤ MCU QM1 delivery to SAp confirmed 12/12/2003.
PSU	<ul style="list-style-type: none"> ➤ Separated power bench will be used for QM1 and QM2. ➤ Draft Specification available. ➤ Call for tender process started (Call for Application completed) ➤ Specification writing: finalization
DRCU Boxes	<ul style="list-style-type: none"> ➤ Modeling ➤ DCU board front panel design achieved ➤ Board front panels fabrication in progress.
Test Equipments	
LTU	<ul style="list-style-type: none"> ➤ Specification writing in progress ➤ Hardware & software architecture definition in progress ➤ Detailed schedule done
FPU Simulator	<ul style="list-style-type: none"> ➤ Specification available ➤ Electronics prototyping ongoing ➤ S/W evaluation on going ➤ PXI TRIG IO : Hardware test achieved. Second fabrication achieved. ➤ PXI BOLO SPIRE : Electronic & design Achieved. Test software specification writing in progress ➤ PXI BOLO PACS : Delivered 15/02, VHDL studies in progress, Test software specification writing in progress ➤ PXI heater/Supply : Design modification after specifications were updated (17/12/2001) ➤ PXI Cernox DC & AC : Analogue studies & design achieved. ➤ Software : Supervision software specification writing in finalization. Input & output files specification writing in progress.
Part Procurement	
	<ul style="list-style-type: none"> ➤ Declared components list update: edition 12 ➤ OP400 qualification review 12/02/02
Other	
Containers	<ul style="list-style-type: none"> ➤ Specification available.
AIV	
	<ul style="list-style-type: none"> ➤ DRCU development tree available (last version 30/11/2001)

2. Subsystem Progress This Month		
Documentation		
➤ DCU design document		Draft, finalization in progress
DRCU		
DCU	<ul style="list-style-type: none"> ➤ DAQ IF : Components sent to JPL the 28/02. ➤ BIAS: PCB layout modification achieved. Quality review before fabrication, file sent to JPL ➤ LIA-P: PCB layout modification achieved. Quality review before fabrication, file sent to JPL ➤ LIA-S : PCB layout modification. 	
SCU	<ul style="list-style-type: none"> ➤ Heater function implementation. ➤ Temperature function implementation. ➤ Calibrator function implementation ➤ HSK function implementation. ➤ Temperature card : design PCB. ➤ DPU I/F command and data I/F. ➤ Analog ports. 	
MCU I/F	➤ MCU QM1 delivery to SAp confirmed 12/12/2003.	
PSU	➤	
DRCU Boxes	➤ Board front panels fabrication.	
Test Equipments		
LTU	<ul style="list-style-type: none"> ➤ Specification writing ➤ Hardware & software architecture definition ➤ Detailed schedule. 	
FPU Simulator	<ul style="list-style-type: none"> ➤ PXI BOLO SPIRE : Electronic & design Achieved. Test software specification writing ➤ PXI BOLO PACS : Delivered 15/02, VHDL studies in progress, Test software specification writing ➤ PXI Cernox DC & AC : Analogue studies & design achievement. ➤ Software : Supervision software specification writing. Input & output files specification writing 	
Others		
	➤ /	
Part Procurement		
	<ul style="list-style-type: none"> ➤ Declared components list update: edition 12 ➤ OP400 qualification review 12/02/02: test result presentation, HCM document update. 	
AIV		
	➤ /	
PA / QA Activities		
BIAS card	➤ Fabrication authorization (non conformances check, electrical scheme & mechanical drawing check, equipment file, mounting procedure check...).	
LIA-P card	➤ Fabrication authorization (non conformances check, electrical scheme & mechanical drawing check, equipment file, mounting procedure check...).	
3. Problem Areas		Remedial Actions
/		/
4. Milestones		Status
DCU EM QM1 delivery to SAp	08/11/2002	Waiting for JPL agreement
DRCU QM1 harnesses need date	18/11/2002	On schedule
LTU DRCU need date	19/11/2002	On schedule
SPIRE FPU simulator #1 delivery to SAp	19/11/2002	On schedule
Detector test cryostat delivery to SAp by JPL	26/11/2002	On schedule
MCU QM1 + simulator need date delivery to SAp	10/12/2002	On schedule
SCU QM1 delivery by SEI need date	24/12/2002	On schedule
DRCU QM1 delivery to RAL	03/03/2003	On schedule
SPIRE FPU simulator #2 need date	28/07/2003	On schedule
SCU QM2 ready	27/08/2003	On schedule
MCU QM2 delivery to SAp need date	27/08/2003	On schedule
DRCU QM2 delivery to RAL	05/01/2004	On schedule
MCU FM delivery to SAp need date	26/04/2004	On schedule
SCU FM need date	05/05/2004	On schedule
DRCU FM ready for delivery to RAL	30/07/2004	On schedule
Missions to the USA at JPL for the DCU EM QM1	08/04→07/06/2003; 24/06→12/07; 22/07→16/08; 09/09→18/10	

Documentation status

1.Documentation List			
Title	Reference	Version, date	
Reference documentation			
➤ SPIRE Instrument Development Plan IIDR	/	Issue 1.1	12/4/2001 IIDR
➤ SPIRE Major Milestone List issue 1.2 IIDR	SPIRE-RAL-PRJ-000455	Issue 1.2 draft 2-	12/04/2001 IIDR
➤ SPIRE Instrument Requirements	34	Issue 1.0	23/11/00
➤ SPIRE System Budget	/	Issue 3.4	24/07/2001
➤ Cryo-cooler Control Specification	/	/	/
➤ Calibrator SSSD: SCAL	HSO-CDF-SP-001	Issue 1.0	10/9/2001
➤ Calibrator SSSD : PCAL	HSO-CDF-SP-003	Issue 1.0	11/9/2001
➤ Detector SSSD	/	Issue 3.1 – draft	
➤ Shutter SSSD	Not yet	/	/
➤ Instrument Interface Document part A	SCI-PT-IIDA-04624	2.0,	31/07/2001
➤ Instrument Interface Document part B	SCI-PT-IIDB/PACS-02126	2.0,	31/07/2001
➤ SPIRE configurable document tree	SPIRE-RAL-PRJ-00033	3.1	03/05/2001
➤ SPIRE product tree	SPIRE-RAL-PRJ-00455	1.0	09/11/1999
➤ SPIRE instrument development plan	SPIRE-RAL-PRJ-0035	1.0	20/05/2000
➤ SPIRE management plan	SPIRE-RAL-PRJ-00029	01/01/2001	
➤ SPIRE Data ICD	SPIRE-RAL-DOC-001078	1.0 draft1	15/01/2002
➤ SPIRE instrument AIV plan	SPIRE-RAL-PRJ-000410	2.1	29/03/2001
Management			
➤ Management plan for the Herschel project.	SAp-FIRST-JLA-0038-01	3.0	23/11/2001
➤ Actions list	SAp-FIRST-DR-0050-01	1.5	
➤ DRCU & WIH Development Plan	SAp-SPIRE-JLA-0047-01	3.0	27/11/2001
➤ SPIRE product tree	SAp-FIRST-DR-0071-02	1.2	
➤ WBS Herschel	SAP-FIRST-DR-0043-01	2.1	
➤ WBS SPIRE	SAP-FIRST-DR-0045-01	2.1	
➤ SPIRE master schedule	SAp-SPIRE-DR-0053-02	2.2	04/03/2002
➤ DCU EM QM1 at JPL detailed schedule	SAP-FIRST-DR-0050-01	4.0	01/03/2002
➤ SPIRE FPU simulator detailed schedule	SIG-FIRST-PdA-0052-01	6.0	26/02/2002
➤ SCU QM1 detailed schedule	SEI-SPIRE-MM-0049-01	6.0	28/02/2002
➤ LTU & power bench detailed schedule	SAp-FIRST-DR-0069-02	2.0	28/02/2002
➤ Milestones list update	SAp-FIRST-DR-0068-02	1.2	28/02/2002
➤ Gestion des documents sur la base Herschel	SAp-FIRST-DR-0072-02	1.0	
DRCU			
➤ DRCU Specifications document	SAp-SPIRE-CCa-0025-00	Issue 0.9	
➤ DRCU Development Tree	H0030	Dated 30/11/01	
➤ DRCU ICD		Issue 0.5	
➤ DRCU electrical ICD	SAp-SPIRE-CCa-0024-00	1.1	21/11/2000
➤ DCU design document		draft	
➤ Test plan DAQ IF		Draft	
➤ Test plan BIAS		Draft	
➤ Test plan LIA P		Draft	
➤ Test plan LIA S		draft	
➤ SPIRE test configuration,	SAp-SPIRE-LD-0015-01	3.0	08/2001
➤ FPU simulator specifications for DCU / SCU test	SIG-SPIRE-PdA-0030-01	19/03/2001	
QA			
➤ Standard product assurance plan	SAp-GERES-Flo-436-00	1.0	09/11/2000
➤ SPIRE liste des documents à produire	SAp-SPIRE-Flo-0028-00	0.2	15/12/2000
➤ Organisation de la gestion documentaire sur Herschel au SAp	SAp-FIRST-DR-0053-01	1.1	06/12/2001
➤ DRCU FMECA Report		Issue 1.0	25/10/01
➤ Analyse de fiabilité du DRCU	SAp-SPIRE-Flo-0039-01	21/08/2001	
➤ DRCU processor board product assurance specification	SAp-SPIRE-Flo-0020-00	10/01/2001	