SPIRE-SAP-PRJ-001243



DCU Design document



SAp-SPIRE- FP-0063-02 Issue : 0.3 Date : 18/02/03

HERSCHEL/SPIRE

DETECTOR CONTROL UNIT DESIGN DOCUMENT

	Function	Name	Date	Visa
Prepared by		PINSARD		
Verified by	Elect. Syst. Ing. PA Manager	C.CARA xxxx		
Approved by	Projet Manager	J-L.AUGUERES		





DOCUMENT STATUS and CHANGE RECORD

Date	Issue	Change(s) made
08/11/2001	0.1	Creation
05/07/2002	0.2	Removed pin out description of connectors
13/01/2003	0.3	Major changes





SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

TABLE OF CONTENTS

1 INTRODUCTION 0 1.1 PURPOSE 6 1.2 SCOPE 6 1.3 OVERALL DOCUMENT DESCRIPTION 6 1.4 APPLICABLES DOCUMENTS 6 2 GENERAL DESCRIPTION 7 2.1 DCU-FUNC10NAL DESCRIPTION 7 2.1.1 DCU-FUNC10 (Detector bias generation) 8 2.1.2 DCU-FUNC-02 (Bolometer signal processing) 10 2.1.4 DCU-FUNC-03 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-04 (Iming eyele) 13 2.1.5 DCU-FUNC-08 (Clow-level command decoding) 17 2.1.7 DCU-FUNC-08 (Relative timestamp generation) 17 2.1.8 DCU-FUNC-09 (Iousekceping parameter digitization) 18 2.1.10 DCU-FUNC-10 (Digitized diat transfer) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 19 2.1.10 DCU-FUNC-11 (Powers supplies distribution) 19 3.1 PHYSICAL OVERVIEW 23 3.3 3.1.10 DUFUNCTIONS	1	INITROI		C.
1.1 PORPOSE 6 1.2 SCOPE 6 1.3 OVERALL DOCUMENT DESCRIPTION 6 1.4 APPLICABLES DOCUMENTS 6 2 GENERAL DESCRIPTION 7 2.1 DCU FUNCTONAL DESCRIPTION 7 2.1.1 DCU-FUNCO40 (Detector bias generation) 8 2.1.2 DCU-FUNCO40 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-03 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-05 (IFET box biasing) 15 2.1.6 DCU-FUNC-05 (IFET box biasing) 17 2.1.8 DCU-FUNC-06 (Low-level command decoding) 17 2.1.9 DCU-FUNC-10 (Dogitized data transfer) 17 2.1.8 DCU-FUNC-10 (Dogitized data transfer) 19 2.1.11 DCU-FUNC-10 (Digitized data transfer) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 19 2.1.11 DCU-FUNC-10 (Digitized data transfer) 20 3.1 PHYSICAL REPARITITION OF THE DCU FUNCTIONS 20 3.2 PHYSIC	1			0
1.3 OVERALL DOCUMENT DESCRIPTION 6 1.4 APPLICABLES DOCUMENTS 6 1.5 REFERENCES DOCUMENTS 6 2 GENERAL DESCRIPTION 7 2.1 DCU-FUNC-01 (Detector bias generation) 8 2.1.1 DCU-FUNC-01 (Detector bias generation) 8 2.1.2 DCU-FUNC-01 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-03 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-06 (Low-level command decoding) 17 2.1.5 DCU-FUNC-06 (Low-level command decoding) 17 2.1.6 DCU-FUNC-06 (Low-level command decoding) 17 2.1.7 DCU-FUNC-00 (Iousekceping parameter digitization) 18 2.1.9 DCU-FUNC-10 (Digitized data transfer) 17 2.1.9 DCU-FUNC-10 (Digitized data transfer) 19 3.1 DEVENCA1 (PARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICA1 REPARTITION OF THE DCU FUNCTIONS 20 3.1 PHYSICA1 REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICA1 OVERVIEW 23		1.1 PU	APUSE	
1.4 APPLICABLES DOCUMENTS 6 1.4 APPLICABLES DOCUMENTS 6 2 GENERAL DESCRIPTION 7 2.1 DCU FUNCTIONAL DESCRIPTION 7 2.1.1 DCU-FUNC-01 (Detector bias generation) 8 2.1.2 DCU-FUNC-02 (Bolometer signal digitization) 10 2.1.3 DCU-FUNC-03 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-03 (Golometer signal digitization) 12 2.1.5 DCU-FUNC-04 (Timing cycle) 13 2.1.6 DCU-FUNC-05 (Low-level command accoding) 17 2.1.7 DCU-FUNC-06 (Low-level command accoding) 17 2.1.8 DCU-FUNC-07 (Low-level command accoding) 17 2.1.8 DCU-FUNC-10 (Digitized data transfer) 17 2.1.9 DCU-FUNC-10 (Digitized data transfer) 19 2.1.11 DCU-FUNC-10 (Digitized data transfer) 19 2.1.11 DCU-FUNC-10 (Digitized data transfer) 20 3.1 PHYSICAL OVERVIEW 23 3.3 PHOTOMETER 24 3.4 SPECTROMETER BOARD 31 3.5.1 LIA Photometer		1.2 SCC		
1.4 APPLICABLES DOCUMENTS 6 1.5 REFERENCES DOCUMENTS 6 2 GENERAL DESCRIPTION 7 2.1 DCU-FUNC-01 (Detector bias generation) 8 2.1.1 DCU-FUNC-01 (Detector bias generation) 8 2.1.2 DCU-FUNC-03 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-06 (Ide-ter signal digitization) 12 2.1.4 DCU-FUNC-06 (Low-level command decoding) 13 2.1.5 DCU-FUNC-06 (Low-level command decoding) 17 2.1.6 DCU-FUNC-08 (Relative timestamg generation) 17 2.1.7 DCU-FUNC-09 (Housekeeping parameter digitization) 18 2.1.10 DCU-FUNC-10 (Digitized data transfer) 17 2.1.9 DCU-FUNC-10 (Digitized data transfer) 19 3.1 PLYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.4 SPECTROMETER 29 3.5.1 LIA PHOTOMETER 29 3.5.1 LIA PHOTOMETER FUNCTIONS 32		1.3 OV	ERALL DOCUMENT DESCRIPTION	6
1.5 REFERENCES DOCUMENTS 6 2 GENERAL DESCRIPTION 7 2.1 DCU-FUNC10NAL DESCRIPTION 7 2.1.1 DCU-FUNC-01 (Detector bias generation). 8 2.1.2 DCU-FUNC-02 (Bolometer signal processing) 10 2.1.3 DCU-FUNC-03 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-06 (Timing cycle) 13 2.1.5 DCU-FUNC-06 (Low-level command decoding) 17 2.1.6 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer) 17 2.1.8 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer) 17 2.1.8 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer) 17 2.1.8 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer) 17 2.1.9 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer) 17 2.1.9 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer) 17 2.1.9 DCU-FUNC-01 (Digitzed data transfer) 18 21.10 2.1.10 DCU-FUNC-10 (Digitzed data transfer) 20 3.1 3.1 DHYSICAL OFRUFUEW 23 3.3 </td <td></td> <td>I.4 AP</td> <td>PLICABLES DOCUMENTS</td> <td></td>		I.4 AP	PLICABLES DOCUMENTS	
2 GENERAL DESCRIPTION 7 2.1 DCU-FUNC-01 (Detector bias generation) 7 2.1.1 DCU-FUNC-03 (Bolometer signal processing) 10 2.1.2 DCU-FUNC-03 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-03 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-04 (Low-level command decoding) 15 2.1.6 DCU-FUNC-05 (IETE tox biasing) 17 2.1.7 DCU-FUNC-06 (Iow-level command acknowledge + hk parameter transfer) 17 2.1.8 DCU-FUNC-07 (Iow-level command acknowledge + hk parameter transfer) 17 2.1.9 DCU-FUNC-08 (Relative timestamp generation) 17 2.1.9 DCU-FUNC-10 (Digitized data transfer) 19 2.1.1 DCU-FUNC-11 (Powers supplies distribution) 19 2.1.1 DCU-FUNC-11 (Powers supplies distribution) 19 2.1.1 DCU-FUNC-11 (Powers supplies distribution) 19 2.1.1 DCU-FUNC-11 (Rowers supplies distribution) 19 3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL OVERVIEW 23		1.5 RE	FERENCES DOCUMENTS	6
2.1 DCU FUNCTIONAL DESCRIPTION 7 2.1.1 DCU-FUNC-01 (Detector bias generation) 8 2.1.2 DCU-FUNC-02 (Bolometer signal and transmittion) 10 2.1.3 DCU-FUNC-03 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-03 (EBI box biasing) 13 2.1.5 DCU-FUNC-04 (Timing cycle) 13 2.1.6 DCU-FUNC-05 (Low-level command decoding) 17 2.1.8 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer) 17 2.1.8 DCU-FUNC-09 (Housekceping parameter digitization) 18 2.1.10 DCU-FUNC-10 (Digitized data transfer) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 19 3 PHERFONANCE 20 3.1 PHYSICAL OVERVIEW 23 3.3 PHOTOMETER 24 3.4 SPECTROMETER 29 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Overview 32 3.5.3 LIA Photometer Board Overview 32 3.5.3	2	GENER.	AL DESCRIPTION	7
2.1.1 DCU-FUNC-01 (Detector bias generation)		2.1 DC	U FUNCTIONAL DESCRIPTION	7
2.1.2 DCU-FUNC-02 (Bolometer signal processing) 10 2.1.3 DCU-FUNC-03 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-03 (IFET box biasing) 13 2.1.5 DCU-FUNC-04 (Iming cycle) 13 2.1.6 DCU-FUNC-05 (Low-level command decoding) 17 2.1.7 DCU-FUNC-06 (Low-level command acknowledge + hk parameter transfer) 17 2.1.8 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer) 17 2.1.8 DCU-FUNC-09 (Housekceping parameter digitization) 18 2.1.10 DCU-FUNC-10 (Digitized data transfer) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 19 3 PHOTOMETER 20 3.1 PHYSICAL OVERVIEW 23 3.2 PHYSICAL OVERVIEW 23 3.3 PHOTOMETER 24 3.4 SPECTROMETER 24 3.4 SPECTROMETER BOARD 31 3.5.1 LIA Photometer Board Interface 32 3.5.3 LIA Photometer Board Interface 32 3.5.4 LIA Spectrometer Board Interface 43 3.6.		2.1.1	DCU-FUNC-01 (Detector bias generation)	8
2.1.3 DCU-FUNC-03 (Bolometer signal digitization) 12 2.1.4 DCU-FUNC-06 (IFET box biasing) 13 2.1.5 DCU-FUNC-06 (IeW-level command acknowledge + hk parameter transfer) 15 2.1.6 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer) 17 2.1.7 DCU-FUNC-08 (Relative timestamp generation) 17 2.1.9 DCU-FUNC-09 (Housekeeping parameter digitization) 18 2.1.10 DCU-FUNC-10 (Digitized data transfer) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 19 3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.3 PHOTOMETER 20 3.4 SPECTROMETER 29 3.5 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Interface 32 3.6 LIA Spectrometer Board Interface 32 3.6.1 LIA Spectrometer Board Interface 43 3.6.1 LIA Spectrometer Board Interface 44 3.6.1 LIA Spectrometer Board Interface 43 3.7 BIAS Board Int		2.1.2	DCU-FUNC-02 (Bolometer signal processing)	
2.1.4 DCU-FUNC-05 (IFET box biasing) 13 2.1.5 DCU-FUNC-05 (IEFT box biasing) 15 2.1.6 DCU-FUNC-06 (Low-level command decoding) 17 2.1.7 DCU-FUNC-07 (Low-level command decoding) 17 2.1.8 DCU-FUNC-09 (Housekeeping parameter digitization) 18 2.1.10 DCU-FUNC-10 (Digitized data transfer) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 19 3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL OVERVIEW 23 3.3 PHOTOMETER 24 3.4 SPECTROMETER 29 3.5 LIA PHOTOMETER BOARD 31 3.5.2 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Overview 32 3.6 LIA Spectrometer Board Overview 33 3.6.1 LIA Spectrometer Board Overview 43 3.6.2 LIA Spectrometer Board Overview 34 3.6.1 LIA Spectrometer Board Overview 43 3.6.1 LIA Spectrometer Board Overview 55 3.7.1 BIAS Board Overvi		2.1.3	DCU-FUNC-03 (Bolometer signal digitization)	
2.1.5 DCU-FUNC-05 (JEFT box biasing) 15 2.1.6 DCU-FUNC-06 (Low-level command acknowledge + hk parameter transfer) 17 2.1.8 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer) 17 2.1.9 DCU-FUNC-09 (Housekeeping parameter digitization) 18 2.1.10 DCU-FUNC-10 (Digitized dat transfer) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 20 3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL OVERVIEW 23 3.3 PHOTOMETER 24 3.4 SPECTROMETER 29 3.5 LIA Photometer Board Overview 31 3.5.1 LIA Photometer Board Interface 32 3.5.2 LIA Photometer Board Overview 43 3.6 LI A SPECTROMETER FUNCTIONS 33 3.6 LI A SPECTROMETER FUNCTIONS 44 3.6.1 LIA SPECTROMETER FUNCTIONS 33 3.6.1 LIA SPECTROMETER FUNCTIONS 43 3.6.1 LIA SPECTROMETER FUNCTIONS 55 <		2.1.4	DCU-FUNC-04 (Timing cycle)	
2.1.6 DCU-FUNC-06 (Low-level command decoding). 17 2.1.7 DCU-FUNC-06 (Low-level command acknowledge + hk parameter transfer) 17 2.1.8 DCU-FUNC-08 (Relative timestamp generation). 17 2.1.9 DCU-FUNC-09 (Housekceping parameter digitization). 18 2.1.10 DCU-FUNC-10 (Digitized data transfer). 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution). 19 3 PERFOMANCE. 20 3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS. 20 3.2 PHYSICAL OVERVIEW. 23 3.3 PHOTOMETER. 24 3.4 SPECTROMETER. 24 3.5.1 LIA Photometer Board Overview 31 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Overview 43 3.6.1 LIA Spectrometer Board Interface 44 3.6.1 LIA Spectrometer Board Interface 44 3.6.3 LIA Spectrometer Board Interface 55 3.7.1 BIAS BOARD 55 3.7.2 BIAS BOARD 55 3.7.3 BIAS BOARD		2.1.5	DCU-FUNC-05 (JFET box biasing)	
2.1.7 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer) 17 2.1.8 DCU-FUNC-08 (Relative timestamp generation) 17 2.1.9 DCU-FUNC-09 (Inveskeeping parameter digitization) 18 2.1.10 DCU-FUNC-10 (Digitized data transfer) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 19 2 PERFOMANCE 20 3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.3 PHOTOMETER 24 3.4 SPECTROMETER 24 3.5 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Interface 32 3.5.3 LIA PHOTOMETER FUNCTIONS 33 3.6 LIA SPECTROMETER FUNCTIONS 33 3.6.1 LIA SPECTROMETER FUNCTIONS 33 3.6.2 LIA SPECTROMETER FUNCTIONS 33 3.6.3 LIA SPECTROMETER FUNCTIONS 34 3.6.4 LIA SPECTROMETER FUNCTIONS 35 3.7 BIAS BOARD S 55 3.7 BIAS BOARD S 55		2.1.6	DCU-FUNC-06 (Low-level command decoding)	
2.1.8 DCU-FUNC-08 (Relative timestamp generation) 17 2.1.9 DCU-FUNC-09 (Housekceping parameter digitization) 18 2.1.10 DCU-FUNC-10 (Digitized data transfer) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 19 3 PERFOMANCE 20 3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL OVERVIEW 23 3.3 PHOTOMETER 24 3.4 SPECTROMETER 24 3.4 SPECTROMETER 29 3.5 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Overview 33 3.6 LIA SPECTROMETER FUNCTIONS 33 3.6.1 LIA Spectrometer Board Overview 43 3.6.2 LIA SPECTROMETER FUNCTIONS 45 3.7 BIAS Board Overview 55 3.7.2 BIAS Board Overview 55 3.7.3 BIAS Board Overview 56 3.7.3 BIAS BOARD FUNCTIONS 57 3.8 DAQ+HF BOARD		217	DCU-FUNC-07 (Low-level command acknowledge + hk parameter tran	sfer) 17
2.1.9 DCU-FUNC-09 (Housekeeping parameter digitization) 18 2.1.10 DCU-FUNC-10 (Digitized data transfer) 19 3.1 DCU-FUNC-11 (Powers supplies distribution) 19 3 PERFOMANCE 20 3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL OVERVIEW 23 3.3 PHOTOMETER 24 3.4 SPECTROMETER 24 3.4 SPECTROMETER BOARD 31 3.5.1 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA PHOTOMETER FUNCTIONS 32 3.5.3 LIA PHOTOMETER FUNCTIONS 33 3.6 LIA SPECTROMETER BOARD 43 3.6.1 LIA Spectrometer Board Overview 43 3.6.2 LIA Spectrometer Board Interface 44 3.6.3 LIA SPECTROMETER FUNCTIONS 45 3.7.1 BIAS Board Overview 55 3.7.2 BIAS Board Drevriew 55 3.7.3 BIAS BOARD FUNCTIONS 57 3.8 DAQ+IF BOARD 66<		2.1.8	DCU-FUNC-08 (Relative timestamn generation)	17
2.1.10 DCU-FUNC-10 (Digitized data transfer) 19 2.1.11 DCU-FUNC-11 (Powers supplies distribution) 19 3 PERFOMANCE 20 3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL OVERVIEW 23 3.3 PHOTOMETER 24 3.4 SPECTROMETER 29 3.5 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Overview 31 3.5.3 LIA Photometer Board Overview 32 3.6 LIA SPECTROMETER FUNCTIONS 33 3.6 LIA Spectrometer Board Overview 43 3.6.1 LIA Spectrometer Board Interface 44 3.6.3 LIA SPEctrometer Found Interface 44 3.6.4 Sectormeter Board Interface 44 3.6.5 LIA Spectrometer Board Interface 45 3.7.1 BIAS BOARD S 55 3.7.1 BIAS BOARD FUNCTIONS 55 3.7.3 BIAS BOARD FUNCTIONS 57 3.8 DAQ+HF BOARD		219	DCU-FUNC-09 (Housekeeping parameter digitization)	18
2.1.10 DCU-FUNC-11 (Powers supplies distribution) 19 3 PERFOMANCE 20 3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL OVERVIEW 23 3.3 PHOTOMETER 24 3.4 SPECTROMETER 29 3.5 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Interface 32 3.5.3 LIA Photometer Board Interface 32 3.5.4 LIA SPECTROMETER BOARD 31 3.5.5 LIA Photometer Board Interface 32 3.6.1 LIA Spectrometer Board Interface 43 3.6.2 LIA Spectrometer Board Interface 43 3.6.3 LIA Spectrometer Board Interface 44 3.6.4 LIA Spectrometer Functions 45 3.7 BIAS Board Overview 55 3.7.1 BIAS Board Overview 55 3.7.2 BIAS Board Durctions 57 3.8 DAQ+IF Board Interface 56 3.7.3 BIAS Board Overview 6		2.1.9	DCU FUNC-10 (Digitized data transfer)	10
2.1.11 DEGFORANCE 20 3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS 20 3.2 PHYSICAL OVERVIEW 23 3.3 PHOTOMETER 24 3.4 SPECTROMETER 24 3.5 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Interface 32 3.5.3 LIA PHOTOMETER FUNCTIONS 33 3.6 LIA Spectrometer Board Interface 43 3.6.1 LIA Spectrometer Board Interface 44 3.6.2 LIA Spectrometer Board Interface 44 3.6.3 LIA Spectrometer Board Interface 44 3.6.3 LIA Spectrometer Board Interface 55 3.7.1 BIAS Board Overview 55 3.7.2 BIAS Board Detrometer Sourd Interface 56 3.7.3 BIAS BOARD 66 3.8.1 DAQ+HF BOARD 66 3.8.2 DAQ+HF BOARD 66 3.8.1 DAQ+HF BOARD 66 3.9.2 DAQ+HF BOARD 76 3.9.1		2.1.10	DCU FUNC 11 (Dowers supplies distribution)	
31 PENFORMANCE. 20 32 PHYSICAL REPARTITION OF THE DCU FUNCTIONS. 20 33 PHOTOMETER 23 33 PHOTOMETER 24 34 SPECTROMETER 29 35 LIA PHOTOMETER BOARD 31 3.5.1 LIA PHOTOMETER BOARD 31 3.5.2 LIA Photometer Board Overview 31 3.5.3 LIA PHOTOMETER FUNCTIONS 33 3.6 LIA SPECTROMETER BOARD 43 3.6.1 LIA Spectrometer Board Overview 43 3.6.2 LIA Spectrometer Board Overview 43 3.6.3 LIA SPECTROMETER FUNCTIONS 45 3.7 BIAS Board Overview 55 3.7.1 BIAS Board Overview 55 3.7.2 BIAS Board Interface 56 3.7.3 BIAS BOARD FUNCTIONS 57 3.8 DAQ+IF BOARD 66 3.8.1 DAQ+IF Board Overview 66 3.8.2 DAQ+IF FIGA OVERVIEW 93 3.10 DCU Power SUPPLY Erreur ! Signet non défini. 3.10.3 DAQ	2	2.1.11 DEDEON		
3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS. 20 3.2 PHYSICAL OVERVIEW. 23 3.3 PHOTOMETER 24 3.4 SPECTROMETER 29 3.5 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Overview 31 3.5.3 LIA PHOTOMETER FUNCTIONS 33 3.6 LIA Spectrometer Board Overview 43 3.6.1 LIA Spectrometer Board Overview 43 3.6.2 LIA Spectrometer Board Interface 44 3.6.3 LIA Spectrometer Board Interface 44 3.6.4 LIA Spectrometer Board Interface 44 3.6.5 JIA SPECTROMETER FUNCTIONS 55 3.7.1 BIAS Board Interface 55 3.7.2 BIAS Board Interface 56 3.7.3 BIAS BOARD FUNCTIONS 57 3.8 DAQ+IF Board Interface 66 3.8.1 DAQ+IF Board Interface 66 3.8.2 DAQ+IF Board FUNCTIONS 78 3.10 DCU Power SUPPLY 76<	3	2 1 DIE	ANCE	
3.2 PHYSICAL OVERVIEW 25 3.3 PHOTOMETER 24 3.4 SPECTROMETER 29 3.5 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Interface 32 3.5.3 LIA PHOTOMETER FUNCTIONS 33 3.6 LIA Spectrometer Board Overview 43 3.6.1 LIA Spectrometer Board Overview 43 3.6.2 LIA Spectrometer Board Interface 44 3.6.3 LIA Spectrometer Board Interface 44 3.6.4 LIA Spectrometer Board Interface 45 3.7 BIAS BOARDS 55 3.7.1 BIAS BOARD S 55 3.7.2 BIAS BOARD FUNCTIONS 57 3.8 DAQ+IF BOARD 66 3.8.1 DAQ+IF BOARD FUNCTIONS 57 3.8 DAQ+IF BOARD FUNCTIONS 57 3.8 DAQ+IF BOARD FUNCTIONS 68 3.9 DAQ+IF FPGA. 76 3.9.1 DAQ+IF FPGA Overview 76 3.10 DCU Powe		3.1 PH	Y SICAL REPARTITION OF THE DCU FUNCTIONS	
3.3 PHOTOMETER 24 3.4 SPECTROMETER 29 3.5 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Interface 32 3.5.3 LIA PHOTOMETER FUNCTIONS 33 3.6 LIA SPECTROMETER BOARD 43 3.6.1 LIA Spectrometer Board Interface 44 3.6.2 LIA Spectrometer Board Interface 44 3.6.3 LIA SPECTROMETER FUNCTIONS 45 3.7 BIAS Board Overview 55 3.7.1 BIAS Board Overview 55 3.7.2 BIAS Board Overview 55 3.7.3 BIAS BOARD FUNCTIONS 57 3.8 DAQ+IF BOARD 66 3.8.1 DAQ+IF BOARD 66 3.8.2 DAQ+IF BOARD FUNCTIONS 57 3.8.3 DAQ+IF FOGA 76 3.9.1 DAQ+IF FOGA Overview 76 3.9.2 DAQ+IF FOGA FUNCTIONS 78 3.10 DCU Power Supply 93 3.10.1 DCU POWER SUPPLY OVERVIE		3.2 PH	Y SICAL UVERVIEW	
3.4 SPECTROMETER 29 3.5 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Interface 32 3.5.3 LIA PHOTOMETER FUNCTIONS 33 3.6 LIA SPECTROMETER BOARD 43 3.6.1 LIA Spectrometer Board Overview 43 3.6.2 LIA Spectrometer Board Interface 44 3.6.3 LIA Spectrometer Board Interface 44 3.6.1 LIA Spectrometer F UNCTIONS 45 3.7 BIAS Board Overview 55 3.7.1 BIAS Board Overview 55 3.7.2 BIAS Board Overview 55 3.7.3 BIAS BOARD FUNCTIONS 57 3.8 DAQ+IF BOARD 66 3.8.1 DAQ+IF Board Interface 67 3.8.2 DAQ+IF BOARD FUNCTIONS 57 3.8.3 DAQ+IF BOARD FUNCTIONS 68 3.9 DAQ+IF FOGA Overview 76 3.9.2 DAQ+IF FOGA FUNCTIONS 78 3.10 DCU Power Supply 93 3.1		3.3 PH	DIOMETER	
3.5 LIA PHOTOMETER BOARD 31 3.5.1 LIA Photometer Board Overview 31 3.5.2 LIA Photometer Board Interface 32 3.5.3 LIA PHOTOMETER FUNCTIONS 33 3.6 LIA SPECTROMETER BOARD 43 3.6.1 LIA Spectrometer Board Overview 43 3.6.2 LIA Spectrometer Board Interface 44 3.6.3 LIA SPECTROMETER FUNCTIONS 45 3.7 BIAS BOARDS 55 3.7.1 BIAS Board Overview 55 3.7.2 BIAS Board Overview 55 3.7.3 BIAS BOARD FUNCTIONS 57 3.8 DAQ+IF BOARD 66 3.8.1 DAQ+IF BOARD 66 3.8.2 DAQ+IF BOARD Overview 66 3.8.3 DAQ+IF BOARD Interface 67 3.9.0 DAQ+IF FOGA 76 3.9.1 DAQ+IF FOGA Overview 76 3.9.2 DAQ+IF FOGA Overview 76 3.9.1 DAQ+IF FOGA Overview 76 3.9.2 DAQ+IF FOGA FUNCTIONS 78 3.10 DCU POW		3.4 SPE	CTROMETER	
3.5.1LIA Photometer Board Overview313.5.2LIA Photometer Board Interface323.5.3LIA PHOTOMETER FUNCTIONS333.6LIA SPECTROMETER BOARD433.6.1LIA Spectrometer Board Overview433.6.2LIA Spectrometer Board Interface443.6.3LIA SPECTROMETER FUNCTIONS453.7BIAS BOARDS553.7.1BIAS Board Overview553.7.2BIAS Board Overview553.7.3BIAS BOARD FUNCTIONS563.7.3BIAS BOARD FUNCTIONS573.8DAQ+IF BOARD663.8.1DAQ+IF Board Overview663.8.2DAQ+IF Board Overview663.8.3DAQ+IF Board Overview663.8.4DAQ+IF Board Overview663.8.5DAQ+IF BOARD FUNCTIONS683.9DAQ+IF FOGA763.9.1DAQ+IF FOGA Overview763.9.2DAQ+IF FOGA Overview763.9.1DAQ+IF FOGA FUNCTIONS783.10DCU Power Supply933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4PHYSICAL CARACTERISTCS944.1PHYSICAL DESCRIPTION944.1.2Back plane955 <t< td=""><td></td><td>3.5 LIA</td><td>. PHOTOMETER BOARD</td><td></td></t<>		3.5 LIA	. PHOTOMETER BOARD	
3.5.2LIA Photometer Board Interface323.5.3LIA PHOTOMETER FUNCTIONS333.6LIA SPECTROMETER BOARD433.6.1LIA Spectrometer Board Overview433.6.2LIA Spectrometer Board Interface443.6.3LIA SPECTROMETER FUNCTIONS453.7BIAS BOARDS553.7.1BIAS Board Overview553.7.2BIAS Board Interface563.7.3BIAS BOARD FUNCTIONS573.8DAQ+IF BOARD663.8.1DAQ+IF BOARD663.8.2DAQ+IF Board Overview663.8.3DAQ+IF BOARD FUNCTIONS683.9DAQ+IF BOARD FUNCTIONS683.9DAQ+IF FOA763.9.1DAQ+IF FOA763.9.2DAQ+IF FOA Overview763.10DCU Power Supply933.10.1DCU POWER SUPPLY OVERVIEW933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4.1PHYSICAL CARACTERISTCS944.1PHYSICAL DESCRIPTION944.1.2Back plane955TRACEABILITY MATRIX96		3.5.1	LIA Photometer Board Overview	
3.5.3LIA PHOTOMETER FUNCTIONS333.6LIA SPECTROMETER BOARD433.6.1LIA Spectrometer Board Overview433.6.2LIA Spectrometer Board Interface443.6.3LIA SPECTROMETER FUNCTIONS453.7BIAS BOARDS553.7.1BIAS Board Overview553.7.2BIAS Board Interface563.7.3BIAS BOARD FUNCTIONS573.8DAQ+IF BOARD663.8.1DAQ+IF BOARD FUNCTIONS663.8.2DAQ+IF Board Overview663.8.3DAQ+IF BOARD FUNCTIONS683.9DAQ+IF BOARD FUNCTIONS683.9DAQ+IF FPGA Overview763.10DCU Power Supply933.10.1DCU POWER SUPPLY OVERVIEW933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4.1PHYSICAL CARACTERISTCS944.1.2Back plane955TRACEABILITY MATRIX96		3.5.2	LIA Photometer Board Interface	
3.6 LIA SPECTROMETER BOARD 43 3.6.1 LIA Spectrometer Board Overview 43 3.6.2 LIA Spectrometer Board Interface 44 3.6.3 LIA SPECTROMETER FUNCTIONS 45 3.7 BIAS BOARDS 55 3.7.1 BIAS Board Overview 55 3.7.2 BIAS Board Overview 56 3.7.3 BIAS BOARD FUNCTIONS 57 3.8 DAQ+IF BOARD 66 3.8.1 DAQ+IF Board Overview 66 3.8.2 DAQ+IF Board Overview 66 3.8.3 DAQ+IF Board Interface 67 3.8.3 DAQ+IF BOARD FUNCTIONS 68 3.9 DAQ+IF FOGA 68 3.9 DAQ+IF FOGA Overview 76 3.9.1 DAQ+IF FPGA 76 3.9.2 DAQ+IF FPGA FUNCTIONS 78 3.10.1 DCU POWER SUPPLY OVERVIEW 93 3.10.2 LIA PHOTOMETER POWER SUPPLY Erreur ! Signet non défini. 3.10.3 BIAS AND DAQ power SUPPLY Erreur ! Signet non défini. 3.10.3 BIAS AND DAQ power SUPPLY Erreur ! Si		3.5.3	LIA PHOTOMETER FUNCTIONS	
3.6.1LIA Spectrometer Board Overview433.6.2LIA Spectrometer Board Interface443.6.3LIA SPECTROMETER FUNCTIONS453.7BIAS BOARDS553.7.1BIAS Board Overview553.7.2BIAS Board Interface563.7.3BIAS BOARD FUNCTIONS573.8DAQ+IF BOARD663.8.1DAQ+IF BOard Overview663.8.2DAQ+IF Board Interface673.8.3DAQ+IF BOARD FUNCTIONS683.9DAQ+IF FPGA763.9.1DAQ+IF FPGA Overview763.9.2DAQ+IF FPGA FUNCTIONS783.10DCU POWER SUPPLY OVERVIEW933.10.1DCU POWER SUPPLY OVERVIEW933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4.1PHYSICAL CARACTERISTCS944.1.1DCU housing944.1.2Back plane955TRACEABILITY MATRIX96		3.6 LIA	SPECTROMETER BOARD	
3.6.2LIA Spectrometer Board Interface443.6.3LIA SPECTROMETER FUNCTIONS453.7BIAS BOARDS553.7.1BIAS Board Overview553.7.2BIAS Board Interface563.7.3BIAS BOARD FUNCTIONS573.8DAQ+IF BOARD663.8.1DAQ+IF Board Overview663.8.2DAQ+IF Board Interface673.8.3DAQ+IF BOARD FUNCTIONS683.9DAQ+IF BOARD FUNCTIONS683.9DAQ+IF FPGA763.9.1DAQ+IF FPGA Overview763.9.2DAQ+IF FPGA FUNCTIONS783.10DCU Power Supply933.10.1DCU POWER SUPPLY OVERVIEW933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4PHYSICAL CARACTERISTCS944.1PHYSICAL DESCRIPTION944.1.2Back plane955TRACEABILITY MATRIX96		3.6.1	LIA Spectrometer Board Overview	
3.6.3LIA SPECTROMETER FUNCTIONS453.7BIAS BOARDS553.7.1BIAS Board Overview553.7.2BIAS Board Interface563.7.3BIAS BOARD FUNCTIONS573.8DAQ+IF BOARD663.8.1DAQ+IF Board Overview663.8.2DAQ+IF Board Interface673.8.3DAQ+IF BOARD FUNCTIONS683.9DAQ+IF FPGA763.9.1DAQ+IF FPGA Overview763.9.2DAQ+IF FPGA FUNCTIONS783.10DCU Power Supply933.10.1DCU POWER SUPPLY OVERVIEW933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4PHYSICAL CARACTERISTCS944.1PHYSICAL DESCRIPTION944.1.2Back plane955TRACEABILITY MATRIX96		3.6.2	LIA Spectrometer Board Interface	
3.7BIAS BOARDS553.7.1BIAS Board Overview553.7.2BIAS Board Interface563.7.3BIAS BOARD FUNCTIONS573.8DAQ+IF BOARD663.8.1DAQ+IF Board Overview663.8.2DAQ+IF Board Interface673.8.3DAQ+IF BOARD FUNCTIONS683.9DAQ+IF FPGA763.9.1DAQ+IF FPGA Overview763.9.2DAQ+IF FPGA FUNCTIONS783.10DCU Power Supply933.10.1DCU POWER SUPPLY OVERVIEW933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4.1PHYSICAL CARACTERISTCS944.1.1DCU housing944.1.2Back plane955TRACEABILITY MATRIX96		3.6.3	LIA SPECTROMETER FUNCTIONS	
3.7.1BIAS Board Overview553.7.2BIAS Board Interface563.7.3BIAS BOARD FUNCTIONS573.8DAQ+IF BOARD663.8.1DAQ+IF Board Overview663.8.2DAQ+IF Board Interface673.8.3DAQ+IF BOARD FUNCTIONS683.9DAQ+IF FPGA763.9.1DAQ+IF FPGA Overview763.9.2DAQ+IF FPGA FUNCTIONS783.10DCU Power Supply933.10.1DCU POWER SUPPLY OVERVIEW933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4.1PHYSICAL CARACTERISTCS944.1.1DCU housing944.1.2Back plane955TRACEABILITY MATRIX96		3.7 BLA	S BOARDS	
3.7.2BIAS Board Interface		371	BIAS Board Overview	55
3.7.3BIAS BOARD FUNCTIONS573.8DAQ+IF BOARD663.8.1DAQ+IF Board Overview663.8.2DAQ+IF Board Interface673.8.3DAQ+IF BOARD FUNCTIONS683.9DAQ+IF FPGA763.9.1DAQ+IF FPGA Overview763.9.2DAQ+IF FPGA FUNCTIONS783.10DCU Power Supply933.10.1DCU POWER SUPPLY OVERVIEW933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4PHYSICAL CARACTERISTCS944.1PHYSICAL DESCRIPTION944.1.1DCU housing944.1.2Back plane955TRACEABILITY MATRIX96		372	BIAS Board Interface	56
3.8DAQ+IF BOARD		373	BIAS BOARD FUNCTIONS	57
3.8DAQ+IF Board Overview		38 DA	D+IF BOARD	
3.8.1DAQ+IF Board Interface603.8.2DAQ+IF Board Interface673.8.3DAQ+IF BOARD FUNCTIONS683.9DAQ+IF FPGA763.9.1DAQ+IF FPGA Overview763.9.2DAQ+IF FPGA FUNCTIONS783.10DCU Power Supply933.10.1DCU POWER SUPPLY OVERVIEW933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4PHYSICAL CARACTERISTCS944.1PHYSICAL DESCRIPTION944.1.2Back plane955TRACEABILITY MATRIX96		2 Q 1	DAO±IE Board Overview	
3.8.2DAQ+IF BOARD FUNCTIONS673.8.3DAQ+IF BOARD FUNCTIONS683.9DAQ+IF FPGA763.9.1DAQ+IF FPGA Overview763.9.2DAQ+IF FPGA FUNCTIONS783.10DCU Power Supply933.10.1DCU POWER SUPPLY OVERVIEW933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4PHYSICAL CARACTERISTCS944.1PHYSICAL DESCRIPTION944.1.2Back plane955TRACEABILITY MATRIX96		2.0.1	DAQ I IF Board Interface	
3.8.3DAQ+IF BOARD FUNCTIONS663.9DAQ+IF FPGA763.9.1DAQ+IF FPGA Overview763.9.2DAQ+IF FPGA FUNCTIONS783.10DCU Power Supply933.10.1DCU POWER SUPPLY OVERVIEW933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4PHYSICAL CARACTERISTCS944.1PHYSICAL DESCRIPTION944.1.2Back plane955TRACEABILITY MATRIX96		5.8.2 2.8.2	DAQ + IF DOADD FUNCTIONS	
3.9DAQ+IF FPGA		3.0.3	DAQTIF DUARD FUNCTIONS	
3.9.1DAQ+IF FPGA Overview/63.9.2DAQ+IF FPGA FUNCTIONS.783.10DCU Power Supply.933.10.1DCU POWER SUPPLY OVERVIEW.933.10.2LIA PHOTOMETER POWER SUPPLYErreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLYErreur ! Signet non défini.4PHYSICAL CARACTERISTCS.944.1PHYSICAL DESCRIPTION.944.1.2Back plane.955TRACEABILITY MATRIX.96		3.9 DA	Q+IF FPGA	
3.9.2 DAQ+IF FPGA FUNCTIONS		3.9.1	DAQ+IF FPGA Overview	
3.10 DCU Power Supply		3.9.2	DAQ+IF FPGA FUNCTIONS	
3.10.1 DCU POWER SUPPLY OVERVIEW 93 3.10.2 LIA PHOTOMETER POWER SUPPLY Erreur ! Signet non défini. 3.10.3 BIAS AND DAQ power SUPPLY Erreur ! Signet non défini. 4 PHYSICAL CARACTERISTCS 94 4.1 PHYSICAL DESCRIPTION 94 4.1.1 DCU housing 94 4.1.2 Back plane 95 5 TRACEABILITY MATRIX 96		3.10 DC	U Power Supply	
3.10.2LIA PHOTOMETER POWER SUPPLY.Erreur ! Signet non défini.3.10.3BIAS AND DAQ power SUPPLY.Erreur ! Signet non défini.4PHYSICAL CARACTERISTCS944.1PHYSICAL DESCRIPTION944.1.1DCU housing.944.1.2Back plane.955TRACEABILITY MATRIX.96		3.10.1	DCU POWER SUPPLY OVERVIEW	
3.10.3BIAS AND DAQ power SUPPLY.Erreur ! Signet non défini.4PHYSICAL CARACTERISTCS944.1PHYSICAL DESCRIPTION944.1.1DCU housing944.1.2Back plane955TRACEABILITY MATRIX96		3.10.2	LIA PHOTOMETER POWER SUPPLYEI	rreur ! Signet non défini.
4PHYSICAL CARACTERISTCS944.1PHYSICAL DESCRIPTION944.1.1DCU housing944.1.2Back plane955TRACEABILITY MATRIX96		3.10.3	BIAS AND DAQ power SUPPLYEI	reur ! Signet non défini.
4.1PHYSICAL DESCRIPTION944.1.1DCU housing944.1.2Back plane955TRACEABILITY MATRIX96	4	PHYSIC	AL CARACTERISTCS	94
4.1.1DCU housing		4.1 PH	YSICAL DESCRIPTION	94
4.1.2 Back plane		4.1.1	DCU housing	
5 TRACEABILITY MATRIX		4.1.2	Back plane.	
	5	TRACE	ABILITY MATRIX	





SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

PICTURES

Figure 2-1: DCU Functional diagram	7
Figure 2-2: DCU-FUNC-01 diagram	8
Figure 2-3: DCU-FUNC-02 diagram	. 10
Figure 2-4: DCU-FUNC-04 diagram	. 13
Figure 2-5: DCU-FUNC-05 diagram	. 15
Figure 2-6: DCU-FUNC-09 diagram	. 18
Figure 3-1: DCU functions repartition	20
Figure 3-2: DCU Overview	. 23
Figure 3-3 PSW Photometer Functional Links	. 24
Figure 3-4 PLW Photometer Functional Links	. 25
Figure 3-5 PMW Photometer Functional Links	. 26
Figure 3-6 T/C Photometer Functional Links	. 27
Figure 3-7 LIA Photometer Section	. 28
Figure 3-8 Spectrometer Functional Links	. 29
Figure 3-9 LIA Spectrometer Section	30
Figure 3-10 LIA Photometer Board Overview	31
Figure 3-11 LIA Photometer Board Channel	. 33
Figure 3-12 LIA Photometer Pre-amplifier BPF Magnitude Transfer Function	36
Figure 3-13 LIA Photometer Pre-amplifier BPF Phase Transfer Function	. 36
Figure 3-14 LIA Photometer Pre-amplifier BPF Common Mode Rejection	. 37
Figure 3-15 LIA Photometer LPF Magnitude Transfer Function	. 40
Figure 3-16 LIA Photometer LPF Phase Transfer Function	. 40
Figure 3-17 LIA Spectrometer Board Overview	43
Figure 3-18 LIA Spectrometer Pre-amplifier BPF Magnitude Transfer Function	. 48
Figure 3-19 LIA Spectrometer Pre-amplifier BPF Phase Transfer Function	. 48
Figure 3-20 LIA Spectrometer Pre-amplifier BPF Common Mode Rejection	. 49
Figure 3-21 LIA Spectrometer LPF Magnitude Transfer Function	. 52
Figure 3-22 LIA Spectrometer LPF Phase Transfer Function	. 52
Figure 3-23 BIAS Board Overview	55
Figure 3-24 Sine Generator	. 57
Figure 3-25 Bias Attenuator	. 59
Figure 3-26 JFET Bias Generator	. 60
Figure 3-27 JFET Bias Generator Simulation	. 62
Figure 3-28 Heater Bias Generator	. 63
Figure 3-29 Photometer Bias serial link timing	. 64
Figure 3-30 Spectrometer Bias serial link timing	65
Figure 3-31 DAQ+IF Board Overview	66
Figure 3-32 Offset and Gain Circuit	71
Figure 3-33 DAQ+IF FPGA Overview	76
Figure 4-1 DCU Front Panel for QM2 and FM	94
Figure 4-2 Back Plane	.95





SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

List of Acronyms

ADC	Analog to Digital Converter
ADC	Analog to Digital Converter
	Analog Multiplexel
DPU	Data Processing Unit
DCU	
DMUX	Digital Multiplexer
DRCU	Detector Readout & Control Unit
FPU	Focal Plane Unit
JFET	Junction Field Effect Transistor
LIA	Lock-in amplifier
BPF	Band Pass Filter
LPF	Low Pass Filter
NA	Not Applicable
SCU	Sub-system Control Unit
PSU	Power Supply Unit
TBC	To Be Confirmed
TBD	To Be Defined
TBW	To Be Written
WIH	Warm Interconnect Harnesses
PSW	Photometer Short Wavelength
PMW	Photometer Medium Wavelength
PLW	Photometer Long Wavelength
SSW	Spectrometer Short Wavelength
PSW	Spectrometer Long Wavelength
TC	Temperature Control
BDA	Bolometric Detector Assembly





1 INTRODUCTION

1.1 <u>PURPOSE</u>

The purpose of this document is to show how the DCU electronics is designed and implemented to comply with the DCU subsystem requirements.

1.2 <u>SCOPE</u>

This document deals only with the electronics of the Detector Control Unit. It covers neither the mechanical nor the thermal aspects of the DCU box.

1.3 OVERALL DOCUMENT DESCRIPTION

First, functions and their interfaces are described: functions are split into sub-functions as necessary and are related to the corresponding functional requirements.

Next, function overall implementations are described.

Then, function implementations are detailed and demonstrations of the capabilities to cover the performance requirements are provided.

Finally, a verification cross table summarizes the compliance to the electronics requirements.

1.4 <u>APPLICABLES DOCUMENTS</u>

AD1	DRCU Interface Control DOCUMENT	Sap-SPIRE-CCA- 075-02	1.0
AD2	DRCU Subsystem Specification	Sap-SPIRE-CCA-25-00	1.0
AD3			
AD4	Spire harness definition	SPIRE-RAL-PRJ-000608	1.0
AD5	Spire instrument block diagram	SPIRE-RAL-DWG-000646	5.1
AD6	DRCU/DPU Interface Control	Sap-SPIRE-CCA- 076-02	0.7
	DOCUMENT	-	

1.5 <u>REFERENCES DOCUMENTS</u>

RD1	MAT02 data sheet	REV.C
RD2	OP-400 data sheet	
RD3		
RD4		
AD5		





2 GENERAL DESCRIPTION

2.1 DCU FUNCTIONAL DESCRIPTION

The DCU functional diagram is shown here after:

This DCU diagram represents functions as well as communication between them.



Figure 2-1: DCU Functional diagram

In the following paragraphs each function is detailed into elementary functions.

NOTE: DCU-FUN-xx and DRCU REQ-yy come from AD2





2.1.1 DCU-FUNC-01 (Detector bias generation)

2.1.1.1 Diagram



Figure 2-2: DCU-FUNC-01 diagram

2.1.1.2 Interface list

- (1) Interface **SINE_GENERATOR**: carries the sine wave clock and the generator mode for the spectrometer and the photometer
- (2) Interface AMPL BIAS PSW: commands the first bias level.
- (3) Interface AMPL BIAS PMW: commands the second bias level.
- (4) Interface AMPL BIAS PLW: commands the third bias level.
- (5) Interface AMPL_BIAS_TC: commands the fourth bias level.
- (6) Interface AMPL_BIAS_SSW: commands the fifth bias level.
- (7) Interface AMPL BIAS SLW: commands the sixth bias level.
- (8) Interface **BIAS** \overline{PSW} : biases the BDA PSW.
- (9) Interface **BIAS_PMW**: biases the BDA PMW.
- (10) Interface **BIAS PLW**: biases the BDA PLW.
- (11) Interface **BIAS** TC: biases the BDA TC.
- (12) Interface **BIAS SSW**: biases the BDA SSW.
- (13) Interface **BIAS** SLW: biases the BDA SLW.





2.1.1.3 Functional requirement list

DRCU REQ-17: The DCU-FUNC-01 has 6 bias channels.

DRCU REQ-18: Each channel level is individually adjustable by a low-level command:

SetPhotoBiasAmplSW* set the PSW bias level. SetPhotoBiasAmplMW* set the PMW bias level. SetPhotoBiasAmplLW* set the PLW bias level. SetPhotoBiasAmplTC* set the TC bias level. SetSpectroBiasAmplSW* set the SSW bias level. SetSpectroBiasAmplLW* set the SLW bias level.

DRCU REQ-19: The two following commands set the frequency of the photometer and the spectrometer:

SetPhotoBiasFreq* and SetSpectroBiasFreq*

Two commands switch the bias generators between a sine waveform and an adjustable DC level, independently for both photometer and spectrometer:

SetPhotoBiasMode* and SetSpectroBiasMode*

Note: The temperature channels are considered as part of the photometer

*see AD6

2.1.1.4 Physical implementation

The two FUNC-01-2 functions, the six FUNC-01-3 functions and the six FUNC-01-4 functions are implemented on the BIAS BOARD. The function FUNC-01-1 is implemented in the FPGA of the DAQ+IF BOARD.

The interfaces AMPL_BIAS_PSW, AMPL_BIAS_PMW, AMPL_BIAS_PLW, AMPL_BIAS_TC, AMPL_BIAS_SSW, AMPL_BIAS_SLW and the data transmission between FUNC-01-1 and the two functions FUNC-01-2 is made by two serials links (one for the photometer and one for the spectrometer).

The performance and the implementation of the functions FUNC-01-2, FUNC-01-3, FUNC-01-4 and the serial link bias board side are described in the BIAS BOARD section.

The FUNC-01-1 and the other end of the serial link are described in the DAQ+IF board section.





2.1.2 DCU-FUNC-02 (Bolometer signal processing)

2.1.2.1 Diagram



Figure 2-3: DCU-FUNC-02 diagram

2.1.2.2 Interface list

- (1) Interface **INPUT_ADC**: multiplexed channels to be digitized.
- (2) Interface **DEMOD_PSW**: demodulation signal for PSW BDA.
- (3) Interface **DEMOD_PLW**: demodulation signal for PLW BDA.
- (4) Interface **DEMOD_PMW**: demodulation signal for PMW BDA.
- (5) Interface **DEMOD_TC**: demodulation signal for TC BDA.
- (6) Interface **DEMOD_SLW**: demodulation signal for SLW BDA.
- (7) Interface **DEMOD_SSW**: demodulation signal for SSW BDA.
- (8) Interface CMD_MUX: commands mux positions.
- (9) Interface IN \mathbf{PSW} : modulated signals from BDA PSW.
- (10) Interface **IN PLW**: modulated signals from BDA PLW.
- (11) Interface **IN PMW**: modulated signals from BDA PMW.
- (12) Interface IN TC: modulated signals from BDA TC.
- (13) Interface **IN_SLW**: modulated signals from BDA SLW.
- (14) Interface **IN** SSW: modulated signals from BDA SSW.
- (15) Interface CMD OFFSET: commands offsets.





2.1.2.3 Functional requirement list

DRCU REQ-15:

The DCU-FUNC-02 has 48 PLW channels, 93 PMW channels, 3 TC channels, 144 PSW channels, 24 SLW channels and 48 SSW channels.

DRCU REQ-32-6

To achieve a noise level of 7nVrms/rtHz as seen in the post demodulation after digitization:

The noise level for ADC with 5V full scale is about 58 μ Vrms (*adc_noise* value found by test). In order to have this noise equivalent to less than 5nVrms/ $\sqrt{\text{Hz}(in_noise)}$ at the input of the bolometer signal processing function, the gain should be:

- for the photometer greater than $\frac{adc_noise}{in_noise.\sqrt{photo_BW}}$ =5187 (0) - for the photometer greater than $\frac{adc_noise}{in_noise_{alpha}}$ =2320

As such the noise level allocated to the bolometer signal processing is 5nVrms/rtHz.

DRCU REQ-32-1

In order to not saturate at an input voltage of 11mVmrs (at photometer inputs) and 17mVrms (at spectrometer inputs) the gains limits are going to be set as following:

The absolute maximum gain for a photometer signal before demodulation (FUNC-02-3) is:

$$\frac{5}{0,011\sqrt{2}}$$
=321 (1)

The absolute maximum gain for a spectrometer signal before demodulation (FUNC-02-3) is:

$$\frac{5}{0,017.\sqrt{2}}$$
=207 (2)

The absolute maximum gain for a complete photometer channel before offset subtraction (FUNC-02-6) is:

$$\frac{5}{0,011}$$
=454 (3)

The absolute maximum gain for a complete spectrometer channel before offset subtraction (FUNC-02-6) is:

$$\frac{5}{0,017}$$
=294 (4)





Photometer LPF functions (FUNC-02-5) are 4 poles Bessel filters. Their structural gain is: 1.93 (5) Spectrometer LPF functions (FUNC-02-5) are 6 poles Bessel filters. Their structural gain is: 3.03 (6)

So, in order to have the maximum gain (4), the photometer gain before demodulation (FUNC-02-3) shall be:

$$\frac{454.\pi}{1.93\times 2\sqrt{2}}$$
=261

This value is compliant with (1)

So, in order to have the maximum gain (5), the spectrometer gain before demodulation (FUNC-02-3) shall be:

$$\frac{294.\pi}{3.03\times 2\sqrt{2}}$$
=107

This value is compliant with (2)

From previous calculation (0), the end gain (FUNC-02-7) shall not be less than:

- 11.4 for the photometer.- 8 for the spectrometer.

2.1.2.4 Physical implementation

The functions FUNC-02-1, FUNC-02-2, FUNC-02-3, FUNC-02-4, FUNC-02-5 and a part of FUNC-02-8 are implemented on the 9 LIA_P boards and 3 LIA_S boards.

The functions FUNC-02-6, FUNC-02-7 and the second part of FUNC-02-8 are implemented on the DAQ+IF BOARD.

The performance and the implementation of the functions FUNC-02-1, FUNC-02-2, FUNC-02-3, FUNC-02-4, FUNC-02-5 and the first part of FUNC-02-8 are described in the LIAs sections.

The functions FUNC-02-6, FUNC-02-7 and the second part of FUNC-02-8 are described in the DAQ+IF board section.

2.1.3 DCU-FUNC-03 (Bolometer signal digitization)

This function is made by six 16 bit ADC. Their acquisition timing is drive by the function DCU-FUNC-04 (timing cycle). They digitize the six analog signals provided by the function DCU-FUNC-02 (bolometer signal processing).

The function DCU-FUNC-03 is described in the DAQ+IF board section.





Issue: 0.3 Date : 18/02/03

2.1.4 DCU-FUNC-04 (Timing cycle)

2.1.4.1 Diagram



Figure 2-4: DCU-FUNC-04 diagram

2.1.4.2 Interface list

- (1) Interface CMD_FREQUENCY: commands the bias frequency and the sample frequency.
- (2) Interface CMD_DEMOD: commands the phase shift for each demodulation signals.
- (3) Interface CMD_MODE: selects the different modes.
- (4) Interface **CONTROL**: operates the MUXs, the offsets, the ADCs.
- (5) Interface **DEMOD** SIGNALS: gives 6 demodulation signals.
- (6) Interface **BIAS_CLK**: is the bias clock for the bias generator.





2.1.4.3 Functional requirement list

DRCU REQ-25:

In FUNC-04-1, the 10MHz main clock is divided by the parameter PhotoMClkDiv when DataMode is in Photometer, and by the parameter SpectroMClkDiv when DataMode is in Spectrometer to give a clock 256 times the bias frequency.

The bias frequency is divided by 1+PhotoBiasDiv when DataMode is in Photometer, or by 1+SpectroBiasDiv when DataMode is in Spectrometer to give a clock at the sampling frequency.

DRCU REQ-26:

The number of blocks to be transferred is selected by the command SetFrameCounter

DRCU REQ-38:

In FUNC-04-3, a cycle takes less than 6.2ms for a complete picture of the photometer and less than 1.2ms for the spectrometer one.

The FUNC-04-2 generates the demodulation signals at the bias frequency:

Each BDA group signal has its own demodulation signal adjustable in phase by a low-level command:

SetPhotoDemodSW* set the PSW demodulation signal phase shift. SetPhotoDemodMW* set the PMW demodulation signal phase shift. SetPhotoDemodLW* set the PLW demodulation signal phase shift. SetPhotoDemodTC* set the TC demodulation signal phase shift. SetSpectroDemodSW* set the SSW demodulation signal phase shift. SetSpectroDemodLW* set the SLW demodulation signal phase shift.

*see AD1

2.1.4.4 Physical implementation

All the functions are implemented in the FPGA. See the FPGA section.





2.1.5 DCU-FUNC-05 (JFET box biasing)



Figure 2-5: DCU-FUNC-05 diagram

2.1.5.1 Interface list

- (1) Interface **CMD_VSS**: commands VSS levels.
- (2) Interface CMD_VDD: commands VDD ON/OFF.
- (3) Interface CMD_HEATER_PH: commands heater photometer level.
- (4) Interface CMD_HEATER_SP: commands heater spectrometer level.
- (5) Interface VSS: is the group of VSS signals.
- (6) Interface **VDD**: is the group of VDD signals.
- (7) Interface **HEATER_PH**: is the group of heater photometer signals.
- (8) Interface **HEATER** SP: is the group of heater spectrometer signals.





2.1.5.2 Functional requirement list

DRCU REQ-20: The DCU-FUNC-05 has 16 JFET bias channels and 2 JFET heater bias channels

DRCU REQ-21:

Each VSS channel level is individually adjustable by a low-level command from 0V (OFF) to -5V:

SetPhSWJfetVSS1* set the PSW VSS1 level. SetPhSWJfetVSS2* set the PSW VSS2 level. SetPhSWJfetVSS3* set the PSW VSS3 level. SetPhSWJfetVSS4* set the PSW VSS4 level. SetPhSWJfetVSS5* set the PSW VSS5 level. SetPhSWJfetVSS6* set the PSW VSS6 level.

SetPhMWJfetVSS1* set the PMW VSS1 level. SetPhMWJfetVSS2* set the PMW VSS2 level. SetPhMWJfetVSS3* set the PMW VSS3 level. SetPhMWJfetVSS4* set the PMW VSS4 level.

SetPhLWJfetVSS1* set the PLW VSS1 level. SetPhLWJfetVSS2* set the PLW VSS2 level.

SetTCJfetVSS1* set the TC VSS1 level.

SetSpSWJfetVSS1* set the SSW VSS1 level. SetSpSWJfetVSS2* set the SSW VSS2 level.

SetSpLWJfetVSS1* set the SLW VSS1 level.

Each VDD channel level is individually switched ON or OFF by a low-level command:

SetPhSWJfetPwr* with the parameter PSW_JFET_1* switch On/Off the PSW VDD1 level. SetPhSWJfetPwr* with the parameter PSW_JFET_2* switch On/Off the PSW VDD2 level. SetPhSWJfetPwr* with the parameter PSW_JFET_3* switch On/Off the PSW VDD3 level. SetPhSWJfetPwr* with the parameter PSW_JFET_4* switch On/Off the PSW VDD4 level. SetPhSWJfetPwr* with the parameter PSW_JFET_5* switch On/Off the PSW VDD5 level. SetPhSWJfetPwr* with the parameter PSW_JFET_5* switch On/Off the PSW VDD5 level.

SetPhMLTCWJfetPwr* with the parameter PMW_JFET_1* switch On/Off the PMW VDD1 level. SetPhMLTCWJfetPwr* with the parameter PMW_JFET_2* switch On/Off the PMW VDD2 level. SetPhMLWTCJfetPwr* with the parameter PMW_JFET_3* switch On/Off the PMW VDD3 level. SetPhMLWTCJfetPwr* with the parameter PMW_JFET_4* switch On/Off the PMW VDD4 level.





SetPhMLWTCJfetPwr* with the parameter PLW_JFET_1* switch On/Off the PLW VDD1 level. SetPhMLWTCJfetPwr* with the parameter PLW_JFET_2* switch On/Off the PLW VDD2 level. SetPhMLWTCJfetPwr* with the parameter TC_JFET* switch On/Off the TC VDD1 level. SetSpSLWJfetPwr* with the parameter SLW_JFET_1* switch On/Off the SLW VDD1 level. SetSpSLWJfetPwr* with the parameter SSW_JFET_1* switch On/Off the SSW VDD1 level. SetSpSLWJfetPwr* with the parameter SSW_JFET_2* switch On/Off the SSW VDD1 level.

DRCU REQ-22:

Each heater channel level is individually adjustable by a low-level command from 0V (OFF) to -5V:

SetPhotoHeaterBias* set the photometer heater level. SetSpectroHeaterBias* set the spectrometer heater level.

2.1.5.3 Physical implementation

The complete FUNC-05 is implemented on the BIAS BOARD.

The same two serials links described with the FUNC-02 realize the interfaces CMD_VSS, CMD_VDD, CMD_HEATER_PH and CMD_HEATER_SP.

The performance and the implementation of the function FUNC-05 are described in the BIAS BOARD section.

2.1.6 DCU-FUNC-06 (Low-level command decoding)

See FPGA section.

2.1.7 DCU-FUNC-07 (Low-level command acknowledge + hk parameter transfer)

See FPGA section.

2.1.8 DCU-FUNC-08 (Relative timestamp generation)

See FPGA section.





2.1.9 DCU-FUNC-09 (Housekeeping parameter digitization)



Figure 2-6: DCU-FUNC-09 diagram

2.1.9.1 Interface list

- (1) Interface **SUPPLIES**: power supplies signals.
- (2) Interface FLAGS: flags signals.
- (3) Interface **D_HK**: hk values.
- (4) Interface **CMD_HK**: commands the HK digitization.
- (5) Interface **D_FLAG**: flags values.

2.1.9.2 Functional requirement list

DRCU REQ-28: Each board has an AD590 temperature sensor.

2.1.9.3 Physical implementation

The functions FUNC-09-1, FUNC-09-2 and FUNC-09-4 are implemented on the DAQ+IF BOARD.

The performances and the implementations of these functions are described in the DAQ+IF BOARD section.

Function FUNC-09-3, each board has its temperature sensor.





2.1.10 DCU-FUNC-10 (Digitized data transfer)

See FPGA section.

2.1.11 DCU-FUNC-11 (Powers supplies distribution)

See DCU Power Supply section.





3 PERFOMANCE 3.1 PHYSICAL DEPARTITION OF THE

3.1 PHYSICAL REPARTITION OF THE DCU FUNCTIONS



DCU functions repartition

Figure 3-1: DCU functions repartition





SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

Number	Link	Description
(0)	IN PSW	Modulated signals from BDA PSW.
	IN PLW	Modulated signals from BDA PLW.
	IN PMW	Modulated signals from BDA PMW.
	IN TC	Modulated signals from BDA TC.
	IN SLW	Modulated signals from BDA SLW
	IN SSW	Modulated signals from BDA SSW
(1)	MUX CHANNELS	Multiplexed channels after the first mux stage
(1) (2)	INPUT ADC	Multiplexed channels after the second mux stage
(3)		Mux LIA commands
(3) (4)	CMD_MUX_H	Mux DAO+IF commands
()	CMD_OFFSET	Offset commands
(5)	CMD ADC	ADC commands
(5)		ADC commands
(0)	DEMOD PLW	Demodulation signal for PLW RDA
(7)		Demodulation signal for PMW BDA.
		Demodulation signal for TC RDA
	DEMOD_IC	Demodulation signal for SLW RDA
	DEMOD_SEW	Demodulation signal for SSW DDA.
	DEMOD_DI W	Demodulation signal for DLW DDA
(8) (0)	CMD_MODE	Modes commands
(0)(9)	CMD_MODE	Bias frequency and Sample frequency commands
(9)	CMD_FREQUENCT	Phases shift demodulation commands
(10) (11)	SAMPLE CLK	Sample clock
(11) (12)(13)	BIAS CLK	BIAS clock
(12)(13) (14)(17)(16)	SINE WAVE D	Data of the sine wave
(14)(17)(16)	AMPL BIAS PSW	First higs level command
(15)(17)(10)	AMPI BIAS PMW	Second bias level command
	AMPL BIAS PLW	Third bias level command
	AMPL BIAS TC	Fourth bias level command
	AMPL BIAS SSW	Fifth bias level command
	AMPL BIAS SLW	Sixth bias level command
(15)(18)(16)	CMD VSS	VSS levels commands
(15)(10)(10)		VDD ON/OFF commands
	CMD HEATER PH	Heater photometer level commands
	CMD_HEATER_SP	Heater spectrometer level commands
(19)	BIAS TEMPERATURE	BIAS board temperature
(20)	LIA TEMPERATURE	LIA boards temperature
(21)	SUPLIES	Powers supplies signals
()	FLAGS	Flags signals
(22)	D HK	HK values
	D FLAG	Flags values
(23)	CMD HK	HK commands
(24)	HK CYCLE SIG	HK cycle signals
(25)	CMD ACK&STATUS	Commands acknowledge and DCU status
(26)	TIME RST	Timestamp reset
(27)	TIME DATA	Timestamp data
(28)	DATA	Instrument data
(29)	CMD	DPU commands
(30)	HK_ACK	HK and acknowledge
(31)	VSS/VDD/HEATER	JFET DC bias
(32)	BIAS	Bolometer bias
(33)	POWER	Powers supplies





SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

Function	Detail	Description	Note	Pictogram
DCU-FUNC-01	FUNC-01-1	Digital sine generator	1 prime / 1 redundant	
Detector bias	FUNC-01-2	Conversion digital to	2 prime / 2 redundant	
generation		analog		<u> </u>
-	FUNC-01-3	Bias Level control	6 prime / 6 redundant	
	FUNC-01-4	Bias differential	6 prime / 6 redundant	•
DCU EUNC 02	FUNC 02 1		200 ultrate / 72 and atur	
DCU-FUNC-02	FUNC-02-1	Differential receiver	288 photo / /2 spectro	
Bolometer signal	FUNC-02-2	Gain bafara demodulation	288 photo / 72 spectro	
processing	FUNC-02-3	Demodulation	288 photo / 72 spectro	
processing	FUNC-02-4	Demodulation	200 piloto / /2 speciro	
	FUNC-02-5	Low pass filter	288 photo / 72 spectro	
	FUNC-02-6	DC offset	288 photo / 72 spectro	
			for prime and redundant	
	FUNC-02-7	End gain	6 prime / 6 redundant	<u> </u>
	FUNC-02-8	Mux N to M	(1/2)	
			18 mux 16 to 1 photo	≜
			6 mux 16 to 1 spectro	
			(2/2)	
			6 mux 3 to 1 photo	
			6 mux 1 to 1 spectro	
DOLLELING 02		Delementer element	For prime and redundant	
DCU-FUNC-03	X	digitization	1 prime / 1 redundant	
DCU-FUNC-04	FUNC-04-1	Bias timing cycle	1 prime / 1 redundant	
Timing cycle	FUNC-04-2	Demodulation timing cycle	1 prime / 1 redundant	
	FUNC-04-3	Digitization timing cycle	1 prime / 1 redundant	
DCU-FUNC-05	FUNC-05-1	Vss control level	16 prime / 16 redundant	
	FUNC-05-2	VSS buffer	16 prime / 16 redundant	
JFET box biasing	FUNC-05-3	VDD on / off	16 prime / 16 redundant	
	FUNC-05-4	VDD buffer	16 prime / 16 redundant	
	FUNC-05-5	Heater control level	2 prime / 2 redundant	
	FUNC-05-6	Heater buffer	10 prime / 10 redundant	` ▲
DCU-FUNC-06	Х	Low-level command decoding	1 prime / 1 redundant	
DCU-FUNC-07	x	Low-level command	1 prime / 1 redundant	
Dec rene of	71	acknowledge	i princ / i redundunt	
		+ HK parameter transfer		
DCU-FUNC-08	Х	The relative timestamp	1 prime / 1 redundant	
DCU-FUNC-09	FUNC-09-1	HK digitization	1 prime / 1 redundant	
	FUNC 00 2	HK muv	1 prime / 1 redundant	
JFET box biasing	1.0110-02-2			
	FUNC-09-3	Temperature sensor	14 prime / 14 redundant	
	FUNC-09-4	Flags acquisition	1 prime / 1 redundant	
	FUNC-09-5	HK timing cycle	1 prime / 1 redundant	
DCU-FUNC-10	Х	Digitized data transfer	1 prime / 1 redundant	
DCU-FUNC-11	Х	Powers supplies		
		distribution		





3.2 PHYSICAL OVERVIEW

The following drawing shows:

- How the DCU is connected to the FPU.
- The different harness types and their location.
- That the DCU power supply is provided by the PSU.
- The data exchange link with the DPU PRIME and REDUNDANT.



Figure 3-2: DCU Overview





3.3 <u>PHOTOMETER</u>

Nine LIA_P boards make up the LIA photometer section.

1. LIA_P1 to LIA_P4 and the first 16 channels of LIA_P5 will receive and process the signals from 144 "PSW bolometers."



Figure 3-3 PSW Photometer Functional Links

- The 144 PSW channels receive the same sinusoidal bias signal (the same frequency and the same amplitude) and the same square demodulation signal (DEMOD_PSW.)
- All of the 144 channels are sent to the DAQ+IF board through 9 differential links that are digitized by 3 ADCs.





2. The other 16 channels from LIA_P5 and LIA_P6 receive and process signals from 48 "PLW bolometers."



Figure 3-4 PLW Photometer Functional Links

- The 48 PLW channels receive the same sinusoidal bias signal (the same frequency and the same amplitude) and the same square demodulation signal (DEMOD_PLW.)
- All of the 48 channels are sent to the DAQ+IF board through 3 differential links that are digitized by one ADC.





3. LIA_P7 to LIA_P8 and the first 29 channels of the LIA_P9 receive and process the signals from 93 "PMW bolometers."



Figure 3-5 PMW Photometer Functional Links

- The 93 PMW channels receive the same sinusoidal bias signal (the same frequency and the same amplitude) and the same square demodulation signal (DEMOD_PMW.)
- All of the 93 channels are sent to the DAQ+IF board through 6 differential links that are digitized by 2 ADCs.



4. The last 3 channels of the LIA_P9 receive and process signals from 3 "T/C bolometers."



Figure 3-6 T/C Photometer Functional Links

- The 3 T/C channels receive the same sinusoidal bias signal (the same frequency and the same amplitude) and the same square demodulation signal (DEMOD_T/C)
- All 3 channels are sent to the DAQ+IF board through one differential link that is digitized by one ADC.
- Note: The T/C bias signals go through connectors J31and J32 as well as harness I1 that are mainly used to carry the spectrometer signals. However, these T/C signals always refer to the photometer's ground.



Figure 3-7 LIA Photometer Section

Each group receive its own respective demodulation signal: DEMOD_PSW, DEMOD_PMW, DEMOD_PLW and DEMOD_T/C. Each of these signals can have a different phase shift.

The LIA photometer is supplied only when the SPIRE instrument is running in the photometer mode.

Each LIA photometer board receives its own group of 3 supply lines (-9V, +9V and 5V), which will be automatically shutdown if an error occurs on one of these three lines.





Issue: 0.3 Date : 18/02/03

3.4 <u>SPECTROMETER</u>

Three LIA_S boards make up the LIA spectrometer section.

- LIA_S1 and LIA_S2 receive and process signals from forty-two "S-SW bolometers."
 - LIA_S3 receive and process signals from twenty-four "S-LW bolometers."



Figure 3-8 Spectrometer Functional Links

The 24 SLW channels receive the same sinus bias signal (the same frequency and the same amplitude) and the same square demodulation signal (DEMOD_SLW.)

All of the 24 channels are sent to the DAQ+IF board through two differential links that are digitized by two ADCs.

The 42 SSW channels + six spare channels receive the same sinus bias signal (the same frequency and the same amplitude) and the same square demodulation signal (DEMOD_SSW.) All of the 42 channels are sent to the DAQ+IF board through four differential links that are digitized by four ADCs.







Figure 3-9 LIA Spectrometer Section

Each group receive its own respective demodulation signal: DEMOD_SSW and DEMOD_SLW. These signals can each have a different phase shift.

The LIA spectrometer is supplied only when the SPIRE instrument is running in spectrometer mode.

Each LIA spectrometer board receives its own group of 3 supply lines (-9V, +9V and 5V), which are automatically shutdown if an error occurs in on one of these three lines.





3.5 LIA PHOTOMETER BOARD

3.5.1 LIA Photometer Board Overview





• The LIA_P board has thirty-two channels that are divided into three groups:

- A group of sixteen channels which go to the first multiplexer.

- A group of thirteen channels, which go to the second multiplexer.
- A group of three channels, which also go to the second multiplexer.

•Each of the three groups can receive its own demodulation signals.

•The receivers that relay the multiplexer command signals as well as the demodulation signals are redundant:

- A PRIME/REDUNDANT signal from the PSU activates the PRIME receivers when the PRIME power
- supply turns on and the REDUNDANT receivers when the REDUNDANT power supply turns on.
- The LIA PRIME receivers are connected to the PRIME DAQ+IF board.
- The LIA REDUNDANT receivers are connected to the REDUNDANT DAQ+IF board.

•The two multiplexers receive the same command signals.





3.5.2 LIA Photometer Board Interface

Interface	Signal Name	Description	Туре	Level	In/	Frequency
	-	_			Out	
IN_PSW	IN+ xx	Bolometer Differential	Analogic	11mVrms	IN	50-300Hz
IN_PLW IN_PMW	IN- xx	Signal		(AC) +		
IN TC		JEFT output		15mV (DC)		
_				1V Common		
				mode offset		
MUX_	POUT x	sixteen LIA_P channels	Analogic	0 to 5V	OUT	0-5Hz at
CHANNEL	NOUT x	multiplexed in one				mux freq.
		differential signal				~10kHz
CMD_MUX_H	PAx-	BIT Command Mux	Numeric	-0,3Vto	IN	~10kHz
	PAx+	(PRIME)	(LVDS)	0,3V		
	D (Differential Signal		0.011	D.	10111
	RAx-	BIT Command Mux	Numeric	-0,3Vto	IN	~10kHz
	RAx+	(REDUNDANI)	(LVDS)	0,3V		
DEMOD		Differential Signal	Nama	0.21/4-	INI	50 20011-
PLW/PMW	PDEMOD1-	Demodulation Differential	Numeric	-0,3 V to	IIN	50-300HZ
PSW	PDEMODI+	Signal (PRIME) for Channels One to Sixteen	(LVDS)	0,3 V		
	PDEMOD2	Demodulation Differential	Numeric	-0.3Vto	IN	50_300Hz
	PDFMOD2+	Signal (PRIME) for	(LVDS)	-0,3 V to	111	30-30011Z
	I DEMOD2	Channels Seventeen to	$(L \vee D S)$	0,5 V		
		Twenty-nine				
DEMOD	PDEMOD3-	Demodulation Differential	Numeric	-0.3Vto	IN	50-300Hz
PLW/PMW	PDEMOD3+	Signal for Channels Thirty	(LVDS)	0.3V		0000000
PSW/TC	12201020	to Thirty two	()	-,		
DEMOD_	RDEMOD1-	Demodulation Differential	Numeric	-0,3Vto	IN	50-300Hz
PLW/PMW	RDEMOD1+	signal (REDUNDANT) for	(LVDS)	0,3V		
PSW		Channels One to Sixteen	· · · ·			
	RDEMOD2-	Demodulation Differential	Numeric	-0,3Vto	IN	50-300Hz
	RDEMOD2+	Signal (REDUNDANT)	(LVDS)	0,3V		
		for Channels Seventeen to				
		Twenty-nine				
DEMOD_	RDEMOD3-	Demodulation Differential	Numeric	-0,3Vto	IN	50-300Hz
PLW/PMW PSW/TC	RDEMOD3+	Signal for	(LVDS)	0,3V		
		(REDUNDANT) Channels				
X X 4		Thirty to Thirty two				
LIA_ TEMPERATURE	<u>PT_P9V</u>	Sensor PRIME Bias	Analogic	90	IN	DC
TEMI ERTTORE	PT	Output Sensor PRIME	Analogic	2 to 4V	OUT	-
	RT_P9V	Sensor REDUNDANT	Analogic	90	IN	DC
	DT	Bias		2 / 417	OUT	
	K1	Output Sensor REDUNDANT	Analogic	2 to 4V	001	-
POWER	P9V	9V Power Supply	Power	9V	IN	DC
	N9V	-9V Power Supply	Power	-9V	IN	DC
	P9V_P	PRIME/REDUNDANT	Analogic	0 to 9V	IN	DC
		Signal	_			
	P5V	5V Power Supply	Power	5V	IN	DC
	GND	Grounding	Power	0V	-	DC



3.5.3 LIA PHOTOMETER FUNCTIONS

3.5.3.1 LIA Photometer Channel Overview



Figure 3-11 LIA Photometer Board Channel

The input differential signal that comes from a bolometer is amplified and its DC component is eliminated by the pre-amplifier BPF. Then, it is demodulated by a squared signal. Afterwards, a four-pole Bessel LPF filters it.





3.5.3.2 LIA Photometer Pre-amplifier BPF (FUNC-02 –1, FUNC-02 –2 and FUNC-02 –3)

The pre-amplifier BFP does the three following functions:



3.5.3.2.1 Preamplifier circuit







The differential input of the pre-amplifier use MAT02 and OP400 to provide a good common mode rejection

The MAT02 are chosen in order to make an every low noise differential input.

The integrator in the feedback loop removes the differential offset. The maximum differential DC offset removed is 19mV.

3.5.3.2.2 Preamplifier transfer function

$$\frac{V_S}{Vin} = H_{BPF} = G \left(\frac{R_B \cdot C_B \cdot p}{1 + (R_B \cdot C_B)p + (\frac{G}{S} + R_1)C_H \cdot R_B \cdot C_B \cdot p^2} \right) \text{ with } G = \left(1 + \frac{R_1}{R_2} + \frac{2R_1}{R}\right)$$

R1=R2=15K; R=115; R_B=100K; C_B=47nF; C_H=1.5nF; Mat02 Tran conductance: S= 3.868×10^{-3} for T=300K

So $H_{BPF} = 262.8 \cdot \left(\frac{4.7 \cdot 10^{-3} \cdot p}{1 + 4.7 \cdot 10^{-3} p + 5.85 \cdot 10^{-7} \cdot p^2} \right)$







3.5.3.2.3 Preamplifier transfer function simulation result

The two following simulation results show respectively the magnitude and the phase transfer function of LIA Photometer Pre-amplifier BPF:



Figure 3-12 LIA Photometer Pre-amplifier BPF Magnitude Transfer Function

Simulation results:

-At 33,19Hz the gain of the BPF is 45.4 dB (186) and it's the -3dB low cutoff frequency.

-At 222.5 Hz the gain of the BPF is 48.4 dB (263) and it's the maximum gain.

-At 1554 Hz the gain of the BPF is 45.4 dB (186) and it's the -3dB high cutoff frequency.



Figure 3-13 LIA Photometer Pre-amplifier BPF Phase Transfer Function




The following simulation result shows the common mode transfer function. It shows that we have at least –80dB common mode rejection between 50Hz and 300Hz.

In other words, there is some leeway with the -60dB requirement.



Figure 3-14 LIA Photometer Pre-amplifier BPF Common Mode Rejection



3.5.3.3 LIA Photometer demodulation (FUNC-02 -4)



Switching between the signal and his opposite does the demodulation of the signal coming for the pre-amplifier. This switching is command by the signal DEMOD_PSW for PSW channels, DEMOD_PMW for PMW ones, DEMOD_PLW for PLW ones, and DEMOD_TC for TC ones.

The analog switch HI303 does the switch. The opposite signal is done by an OP400 in inverter circuit.



3.5.3.3.1 Demodulation circuit

3.5.3.3.2 Output expression

 $V_{SBPF} = Vin \cdot H_{BPF}$ $V_{SDEMOD}(\omega t) = V_{SBPF} \sum_{n=0}^{\infty} \frac{4}{(1+2n)\pi} \sin[(1+2n)\omega t]$





3.5.3.4 LIA Photometer LPF (FUNC-02 –5)

The photometer low pass filters are 4 pole Bessel low pass filters.



3.5.3.4.1 LPF circuit





Transfer function:
$$\frac{V_{out LPF}}{V_{inLPF}} = 1.93 \times \frac{1}{1+42.58p+503p^2} \times \frac{1}{1+24.96p+400p^2}$$
 (p=j2 π f)





3.5.3.4.3 LPF transfer function simulation result

The two following simulation results show respectively the magnitude and the phase transfer function of LIA Photometer four-pole Bessel LPF:



Figure 3-15 LIA Photometer LPF Magnitude Transfer Function

Simulation results:

- At a frequency of 1.02Hz the gain is 5.6 dB (1.9)
- The –3dB cut off frequency is at 5Hz.
- The slope is -80dB/decade.



Figure 3-16 LIA Photometer LPF Phase Transfer Function





3.5.3.5 LIA Photometer Channel Input Noise

MAT02 : BW 50 -300Hz : Vn=1nV/ \sqrt{Hz} Resistors noise : $In = \sqrt{\frac{4kT}{R}}$; T=295K ; $4kT = 1.63 \times 10^{-20}$

Input preamplifier noise: $Vn_{preampl} = \sqrt{2 \times (Vn_{MAT02})^2 + 115^2 (In_{115}^2 + 4In_{15k}^2)} = 2nV/\sqrt{Hz}$

OP400 at 0.1Hz: Vn=66nV/\/Hz; In=1.6pV/\/Hz

LPF Stage 1:
$$Vn_{LPF1} = \sqrt{(Vn_{OP400})^2 + (213 \times 10^3 \times In_{OP400})^2 + 2Vn_{102k}^2} = 352nV/\sqrt{Hz}$$

LPF Stage 2: $Vn_{LPF1} = \sqrt{(Vn_{OP400})^2 + (188 \times 10^3 \times In_{OP400})^2 + Vn_{188k}^2} = 313nV/\sqrt{Hz}$

Input noise LPF: $Vn_{LPF} = \sqrt{(Vn_{LPF1})^2 + (\frac{Vn_{LPF2}}{1.1})^2} = 452nV/\sqrt{Hz}$

Noise total at the photometer LPF output:

$$Vn_{LPFout} = \sqrt{\left[\left(Vn_{preampl} \times H_{BPF} \right)^2 \times \left(\frac{4}{\pi} \right)^2 \times \left[1 + \left(\frac{1}{3} \right)^2 + \left(\frac{1}{5} \right)^2 + \left(\frac{1}{7} \right)^2 + \left(\frac{1}{9} \right)^2 \right] + \left(Vn_{LPF} \right)^2 \right] \times H_{LPF}^2} = 1646nV / \sqrt{Hz}$$

Band pass filter gain H_{BPF} =261; Low pass filter gain H_{LPF} =1.93 and Total channel gain H_{TOT} =454

So the input noise equivalent for a photometer channel is:

$$Vn_{in} = \frac{Vn_{LPFout}}{H_{TOT}} = 3.62nV/\sqrt{Hz}$$





3.5.3.6 LIA Photometer MUX FUNC-02-8 (1/2) and LIA outputs



The first multiplexing stage FUNC-02-8 (1/2) is done by analog mux HS508. The differential output is done by two OP484.

See circuit.

3.5.3.6.1 Circuit



3.5.3.6.2 Noise

See noise synthesis section (on DAQ+IF).

3.5.3.6.3 Timing

See FPGA section.





3.6 LIA SPECTROMETER BOARD

3.6.1 LIA Spectrometer Board Overview



Figure 3-17 LIA Spectrometer Board Overview

- •Each LIA_S board has twenty-four channels, which are divided into two groups. Each group of 12 channels goes to a multiplexer.
- •The two groups receive the same demodulation signal.

•The receivers that relay the multiplexers command signal and demodulation signal are redundant as they are on the LIA photometer boards.

•The two multiplexers receive the same command signals.





3.6.2 LIA Spectrometer Board Interface

Interface	Name	Description	Туре	Level	In/Out	Frequency
IN_SSW IN_SLW	IN+ xx	Bolometer Differential	Analogic	11mVrms	IN	50-300Hz
	IN- xx	Signal		(AC) +		
				1.5V (DC)		
	POUT x	The twelve LIA_S	Analogic	0 to 5V	OUT	0-25Hz at
MUX_CHANNEL	NOUT x	channels Multiplexed in a				mux freq.
		Differential Signal				
	PAx-	BIT Command Mux	Numeric	-0,3Vto	IN	~10kHz
CMD_MUX_H	PAx+	(PRIME)	(LVDS)	0,3V		
		Differential Signal				
	RAx-	BIT Command Mux	Numeric	-0,3Vto	IN	~10kHz
	RAx+	(REDUNDANT)	(LVDS)	0,3V		
		Differential Signal				
DEMOD SSW	PDEMOD1-	Demodulation Differential	Numeric	-0,3Vto	IN	50-300Hz
DEMOD_SSW	PDEMOD1+	Signal (PRIME) for	(LVDS)	0,3V		
DEMOD_DEM		Channels One to Twenty-				
		four				
	RDEMOD1-	Demodulation Differential	Numeric	-0,3Vto	IN	50-300Hz
	RDEMOD1+	Signal (REDUNDANT)	(LVDS)	0,3V		
		for Channels One to				
		Twenty-four				
LIA_TEMPERATURE	PT_P9V	Sensor PRIME Bias	Analogic	9V	IN	DC
	PT	Output Sensor PRIME	Analogic	2 to 4V	OUT	-
	RT_P9V	Sensor REDUNDANT	Analogic	9V	IN	DC
		Bias				
	RT	Output Sensor	Analogic	2 to 4V	OUT	-
		REDUNDANT				
POWER	P9V	9V Power Supply	Power	9V	IN	DC
	N9V	-9V Power Supply	Power	-9V	IN	DC
	P9V_P	PRIME/REDUNDANT	Analogic	0 to 9V	IN	DC
		Signal				
	P5V	5 V Power Supply	Power	5V	IN	DC
	GND	Grounding	Power	0V	-	DC





3.6.3 LIA SPECTROMETER FUNCTIONS

3.6.3.1 LIA Spectrometer Channel Overview



The input differential signal that comes from a bolometer is amplified and its DC component is eliminated by the pre-amplifier BPF. Then, it is demodulated by a squared signal. Afterwards a six-pole Bessel LPF filters it.





3.6.3.2 LIA Spectrometer Pre-amplifier BPF (FUNC-02 –1, FUNC-02 –2 and FUNC-02 –3)

The pre-amplifier BFP does the three following functions:



3.6.3.2.1 Circuit







The differential input of the pre-amplifier use MAT02 and OP400 to provide a good common mode rejection

The MAT02 are chosen in order to make an every low noise differential input.

The integrator in the feedback loop removes the differential offset. The maximum differential DC offset removed is 19mV.

3.6.3.2.2 Preamplifier transfer function

Transfer function:

$$\frac{V_S}{Vin} = H_{BPF} = G \cdot \left(\frac{R_B \cdot C_B \cdot p}{1 + (R_B \cdot C_B)p + (\frac{G}{S} + R_1)C_H \cdot R_B \cdot C_B \cdot p^2} \right) \text{ with } G = \left(1 + \frac{R_1}{R_2} + \frac{2R_1}{R} \right)$$

R1=R2=15K; R=267; R_B=100K; C_B=47nF; C_H=1.5nF; Mat02 Tran conductance: S= 3.868×10^{-3} for T=300k

So $H_{BPF} = 114.4 \left(\frac{4.7 \cdot 10^{-3} \cdot p}{1 + 4.7 \cdot 10^{-3} p + 3.14 \cdot 10^{-7} \cdot p^2} \right)$







Preamplifier transfer function simulation result

The two following simulation results show respectively the magnitude and the phase transfer function of LIA Spectrometer Pre-amplifier BPF:



Figure 3-18 LIA Spectrometer Pre-amplifier BPF Magnitude Transfer Function

Simulation results:

-At 33.8 Hz the gain of the BPF is 38.2dB (81) and it's the -3dB low cutoff frequency.

-At 319 Hz the gain of the BPF is 41.2dB (114.8) and it's the maximum gain.

-At 2795 Hz the gain of the BPF is 38.2dB (81) and it's the -3dB high cutoff frequency.



Figure 3-19 LIA Spectrometer Pre-amplifier BPF Phase Transfer Function





The following simulation result shows the common mode transfer function. It shows that we have at least -80dB common mode rejection between 50Hz and 300Hz. In other words, there is some leeway with the -60dB requirement.



Figure 3-20 LIA Spectrometer Pre-amplifier BPF Common Mode Rejection



3.6.3.3 LIA Spectrometer demodulation (FUNC-02 –4)



Switching between the signal and his opposite does the demodulation of the signal coming for the pre-amplifier. This switching is command by the signal DEMOD_SSW for SSW channels, and DEMOD_SLW for SLW ones.

The analog switch HI303 does the switch. The opposite signal is done by an OP400 in inverter circuit.

3.6.3.3.1 Demodulation circuit



3.6.3.3.2 Output expression

 $V_{SBPF} = Vin \cdot H_{BPF}$ $V_{SDEMOD}(\omega t) = V_{SBPF} \sum_{n=0}^{\infty} \frac{4}{(1+2n)\pi} \sin[(1+2n)\omega t]$





3.6.3.4 LIA Spectrometer LPF (FUNC-02 –5)

The photometer low pass filters are 6 pole Bessel low pass filters.



3.6.3.4.1 LPF circuit



3.6.3.4.2 LPF transfer function

Transfer function:
$$\frac{V_{out}}{V_{in}} = 3,05 \times \frac{1}{1+7.58p+4p^2} \times \frac{1}{1+3.21p+3,3p^2} \times \frac{1}{1+6.26p+3.828p^2}$$
 (p=j2 π f)





3.6.3.4.3 LPF transfer function simulation result

The two following simulation results show respectively the magnitude and the phase transfer function of LIA Spectrometer six-pole Bessel LPF:



Figure 3-21 LIA Spectrometer LPF Magnitude Transfer Function

Simulation results:

- At a frequency of 1.02Hz the gain is 9.69 dB (3.05)
- The –3dB cut off frequency is at 25.5Hz.
- The slope is -120 dB/decade.



Figure 3-22 LIA Spectrometer LPF Phase Transfer Function





3.6.3.5 LIA Spectrometer Channel Noise

MAT02 : BW 50 -300Hz : Vn=1nV/ \sqrt{Hz} Resistors noise : $In = \sqrt{\frac{4kT}{R}}$; T=295K ; $4kT = 1.63 \times 10^{-20}$

Input preamplifier noise: $Vn_{preampl} = \sqrt{2 \times (Vn_{MAT02})^2 + 264^2 (In_{264}^2 + 4In_{15k}^2)} = 2.57 nV / \sqrt{Hz}$

OP400 at 0.1Hz: Vn=66nV/\/Hz; In=1.6pV/\/Hz

LPF Stage 1:
$$Vn_{LPF1} = \sqrt{(Vn_{OP400})^2 + (45 \times 10^3 \times In_{OP400})^2 + Vn_{45k}^2} = 101 nV / \sqrt{Hz}$$

LPF Stage 2: $Vn_{LPF2} = \sqrt{(Vn_{OP400})^2 + (35 \times 10^3 \times In_{OP400})^2 + Vn_{35k}^2} = 90 nV / \sqrt{Hz}$
LPF Stage 3: $Vn_{LPF3} = \sqrt{(Vn_{OP400})^2 + (42 \times 10^3 \times In_{OP400})^2 + Vn_{42k}^2} = 98 nV / \sqrt{Hz}$

Input noise LPF: $Vn_{LPF} = \sqrt{(Vn_{LPF1})^2 + (\frac{Vn_{LPF2}}{1.1})^2 + (\frac{Vn_{LPF3}}{2.2})^2} = 137nV/\sqrt{Hz}$

Noise total at the photometer LPF output:

$$Vn_{LPFout} = \sqrt{\left[(Vn_{preampl} \times H_{BPF})^2 \times (\frac{4}{\pi})^2 \times \left[1 + (\frac{1}{3})^2 + (\frac{1}{5})^2 + (\frac{1}{7})^2 + (\frac{1}{9})^2 \right] + (Vn_{LPF})^2 \right]} \times H_{LPF}^2} = 1226nV/\sqrt{Hz}$$

Band pass filter gain H_{BPF} =107; Low pass filter gain H_{LPF} =3.03 and Total channel gain H_{TOT} =294 So the input noise equivalent for a photometer channel is:

$$Vn_{in} = \frac{Vn_{LPFout}}{H_{TOT}} = 4.13 nV / \sqrt{Hz}$$





Issue: 0.3 Date : 18/02/03

LIA Spectrometer MUX FUNC-02-8 (1/2) and LIA outputs



The first multiplexing stage FUNC-02-8 (1/2) is done by analog mux HS508. The differential output is done by two OP484.

See circuit.

3.6.3.5.1 Circuit



3.6.3.5.2 Noise

See noise synthesis section (on DAQ+IF).

3.6.3.5.3 Timing

See FPGA section.





3.7 BIAS BOARDS

3.7.1 BIAS Board Overview



Figure 3-23 BIAS Board Overview

The BIAS boards generate sine biases for the bolometers and DC biases for JFETs and heaters.

•Adjustable sine biases:

-Photometer: 1sine generator/ 4 channels with independent amplitudes

-Spectrometer: 1sine generator/ 2 channels with independent amplitudes

-Voltage range: 0 to 200 mVrms for the bolometers 0 to 500 mVrms for the thermometers

-Accuracy: 256 levels

-Frequency range: 50 to 300Hz

•Adjustable DC JFET biases:

-Photometer: 13 generators for JFET

-Spectrometer: 3 generators for JFET

–Voltage range: 0 to -5V for VSS with 256 levels and VDD is set between 0 and 4V by two resistors

-Output currents: 5mA max

•Adjustable DC heater biases:

–Photometer: 1heater generator and 7 buffers

-Spectrometer: 1 heater generator and 3 buffers

-Voltage range: 0 to -5V with 256 levels

-Output currents: 5mA max for each buffer

Note: Each buffer biases at most 2 JFET module* heaters. (*JFETmodule = 24 channels)



DCU Design document



SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

3.7.2 BIAS Board Interface

Interface	Name	Description	Туре	Level	In/Out	Frequency
	PBAIS_xx	Bolometer BIAS	Analogic	200mVrms	OUT	50-300Hz
BIAS	NBAIS_xx	Differential Signal		to 0v		
	PBAIS_TC	Bolometer TC BIAS	Analogic	500mVrms	OUT	50-300Hz
	NBAIS_TC	Differential Signal		to 0v		
	VSS xx	JFET source voltage	Analogic	0 to-5V	OUT	DC
VSS/VDD/HEATER	VDD xx	JFET Drain voltage	Analogic	2.5V	OUT	DC
	NHEATER xx	Heaters bias	Analogic	0 to-5V	OUT	DC
	PHEATER xx		Analogic	0V	OUT	DC
	CLK_P+	Serial link clock	Numeric	-0,3Vto	IN	0-10MHz
SERIAL LINK PHOTOMETER	CLK_P-	Differential Signal	(LVDS)	0,3V		
THOTOMETER	SDATA_P+	Serial link data	Numeric	-0,3Vto	IN	0-10MHz
	SDATA_P-	Differential Signal	(LVDS)	0,3V		
	WR_DATA_P+	Serial link data write	Numeric	-0,3Vto	IN	0-768kHz
	WR_DATA_P-	Differential Signal	(LVDS)	0,3V		
	WR_ADRESS_P+	Serial link address	Numeric	-0,3Vto	IN	0-48kHz
	WR_ADRESS_P-	write Differential	(LVDS)	0,3V		
		Signal				
SEDIAL LINK	CLK_S+	Serial link clock	Numeric	-0,3Vto	IN	0-10MHz
SPECTROMETER	CLK_S-	Differential Signal	(LVDS)	0,3V		
	SDATA_S+	Serial link data	Numeric	-0,3Vto	IN	0-10MHz
	SDATA_S-	Differential Signal	(LVDS)	0,3V		
	WR_DATA_S+	Serial link data write	Numeric	-0,3Vto	IN	0-768kHz
	WR_DATA_S-	Differential Signal	(LVDS)	0,3V		
	WR_ADRESS_S+	Serial link address	Numeric	-0,3Vto	IN	0-48kHz
	WR_ADRESS_S-	write Differential	(LVDS)	0,3V		
		Signal			D.	
BIAS	<u>PT_P9V</u>	Sensor PRIME Bias	Analogic	90	IN	DC
TEMPERATURE	PT	Output Sensor PRIME	Analogic	2 to 4V	OUT	-
	RT_P9V	Sensor	Analogic	9V	IN	DC
	DT	REDUNDANT Bias	A 1 ·	24 437	OUT	
	K1	REDUNDANT	Analogic	2 to 4 V	001	-
DOWER	P9V_P	9V Power Supply	Power	9V	IN	DC
POWER		photometer				
	N9V_P	-9V Power Supply	Power	-9V	IN	DC
		photometer				
	P9V_S	9V Power Supply	Power	9V	IN	DC
		spectrometer				
	N9V_S	-9V Power Supply	Power	-9V	IN	DC
		spectrometer				





3.7.3 BIAS BOARD FUNCTIONS

3.7.3.1 BIAS sine conversion digital to analog (FUNC-01-2)

The function DCU-FUNC-01-2 generates a sinusoidal signal with amplitude of 5V and a 0Vcenter from a digital sine wave.



This function is implemented twice on the BIAS board (1 for the photometer and 1 for the spectrometer.)

3.7.3.1.1 circuit



Figure 3-24 Sine Generator



3.7.3.1.2 Sine expression

$$V \sin e = REF \cdot \frac{\left(1 - \frac{DATA}{128}\right)}{\left(1 + RC \cdot p\right)\left(1 + RiC_1 \cdot p\right)} = \frac{5(128 - DATA)}{\left(1 + \frac{p}{2\pi \cdot 530}\right)\left(1 + \frac{p}{2\pi \cdot 1061}\right) \cdot 128} \qquad (p = j2\pi f)$$

Note: DATA is an integer between 0 and 255 To generate sinusoidal signal with frequency **Fsine** the 256 integers, which describe a sine, should be wrote in the digital to analog converter with a frequency for **256.Fsine**. The 256 values can be calculated by taken the nearest integer of $[127.SIN(2\pi(n+1/2)/256)+128]$ with *n* between *0* and 255. See FPGA section.

3.7.3.2 BIAS sine attenuator (FUNC-01-3 and FUNC-01-4)

The functions FUNC-01-3 and FUNC-01-4 determinate the sinusoidal signal amplitude for each BDA group.



Each bolometer group has its own bias attenuator.

- The 4 bias attenuators of the photometer receive at their input the signal coming from the photometer BIAS sine conversion digital to analog.
- As well as The 2 bias attenuators of the spectrometer receive at their input the signal coming from the spectrometer BIAS sine conversion digital to analog.





3.7.3.2.1 Circuit

The bias attenuator circuit is as follow:



Figure 3-25 Bias Attenuator

3.7.3.2.2 BIAS expression

- FOR PSW, PMW, PLW, SSW and SLW: R1=8K and R2=51,1K

If the redundant and prime bias boards are connected together:

$$BIAS = \frac{AMPL_BIAS}{256} \cdot \frac{R_1/2}{2.R_2 + R_1/2} \cdot V \sin e = \frac{AMPL_BIAS}{256 \cdot 128} \cdot \frac{0.2 \cdot (128 - DATA)}{(1 + \frac{p}{2\pi.530}) \cdot (1 + \frac{p}{2\pi.1061})}$$

If not:

$$BIAS = \frac{AMPL_BIAS}{256} \cdot \frac{R_1}{2 \cdot R_2 + R_1} \cdot V \sin e = \frac{AMPL_BIAS}{256 \cdot 128} \cdot \frac{0.4 \cdot (128 - DATA)}{\left(1 + \frac{p}{2\pi \cdot 530}\right) \cdot \left(1 + \frac{p}{2\pi \cdot 1061}\right)}$$
- FOR TC: R1=23K and R2=51,1K

If the redundant and prime bias boards are connected together: $BIAS = \frac{AMPL_BIAS}{256} \cdot \frac{R_1/2}{2.R_2 + R_1/2} \cdot V \sin e = \frac{AMPL_BIAS}{256 \cdot 128} \cdot \frac{0.5 \cdot (128 - DATA)}{(1 + \frac{p}{2\pi.530}) \cdot (1 + \frac{p}{2\pi.1061})}$

If not:

$$BIAS = \frac{AMPL_BIAS}{256} \cdot \frac{R_{1}}{2 \cdot R_{2} + R_{1}} \cdot V \sin e = \frac{AMPL_BIAS}{256 \cdot 128} \cdot \frac{0.92 \cdot (128 - DATA)}{(1 + \frac{p}{2\pi \cdot 530}) \cdot (1 + \frac{p}{2\pi \cdot 1061})}$$





3.7.3.3 JFET VSS and VDD (FUNC-05-1, FUNC-05-2, FUNC-05-3 and FUNC-05-4)

Each JFET module has its own JFET bias generator. A JFET bias generator provide a negative DC tension VSS (DCU-FUNC-05-1 and DCU-FUNC -05-2) and a positive DC tension VDD (DCU-FUNC-05-3 and DCU-FUNC -05-4)







Figure 3-26 JFET Bias Generator





3.7.3.3.2 Characteristic

• VSS generator:

Function DCU-FUNC-05-1:

From a +5V precision voltage reference, the DAC and the first OP generate a tension proportional to the digital 8 bits DATA: *VSS* = -*REF5V(DATA/256)*.

Function DCU-FUNC-05-2:

- The second OP and his following components are there to:
 - Avoid overshoot when VSS is set ON from OFF or the other way
 - o Make the connection with the empowered redundant bias board safe and use full
 - Provide the 5mA required.
- VDD generator:

Function DCU-FUNC-05-3:

- When the switch is **ON** a +5V precision voltage reference is applied on two resistors R1 and R2 so VDD = REF5V.R2/(R1+R2).
- When the switch is **OFF** the ground is applied on two resistors R1 and R2 so $VDD = \theta V$.

Function DCU-FUNC-05-4:

- The second OP and his following components are there to:
 - Avoid overshoot when VDD is set ON from OFF or the other way
 - o Make the connection with the empowered redundant bias board safe and use full
 - Provide the 5mA required.



DCU Design document



SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

3.7.3.3.3 Simulation

The following simulation shows the switching ON and OFF of VSS, VDD.

- VSS switched ON 0V to -5V. (A=5V)
- VSS switched OFF -5V to 0V. (A=0V)
- VDD switched ON 0V to 2.5V. (A=5V)
- VDD switched OFF 2.5V to 0V. (A=0V)

The prime generators are powered, the redundant ones are not. The load resistor is set for a nominal generator output current of 5mA.





Figure 3-27 JFET Bias Generator Simulation



DCU Design document



3.7.3.4 Heater (FUNC-05-5 and FUNC-05-6)

To bias the photometer heaters there are:

- A bias generator FUNC-05-5 and 7 buffers FUNC-05-6 (the buffer heater is similar to a VSS buffer) of which:
 - o each 6 buffers bias each 2 JFET module heaters
 - o 1 buffer biases only the T/C JFET module

To bias the spectrometer heaters there are:

- A bias generator FUNC-05-5 and 2 buffers FUNC-05-6 (the buffer heater is similar to a VSS buffer) of which:
 - o 1 buffer biases 2 JFET module heaters
 - 1 buffer biases only 1 JFET module heater

3.7.3.4.1 Circuit



Figure 3-28 Heater Bias Generator





3.7.3.5 Serial receiver

- All of the photometer DACs CS (chips select) and ON/OFF switches are connected to four 8-bit latched SIPO (Serial Input to Parallel Output) shift registers.
- The 17 photometer DACs are connected to the same write signal WR_DATA_P.
- The four 8-bit latch SIPO shift registers are connected to the same latch signal WR_ADRESS_P
- The photometer 8-bit parallel DATA_P bus is provided by one SIPO shift register.









- All of the spectrometer DACs chips select and ON/OFF switches are connected to two 8bit latch SIPO (Serial Input to Parallel Output) shift registers.
- The 7 spectrometer DACs are connected to the same write signal WR_DATA_S.
- The two 8-bit latch SIPO shift registers are connected to the same latch signal WR_ADRESS_S
- The spectrometer 8-bit parallel DATA_S bus is provided by SIPO shift register.





3.7.3.6 JFET BIAS Noise

See DCU BIAS Test plan result.





3.8 DAQ+IF BOARD

3.8.1 DAQ+IF Board Overview



Figure 3-31 DAQ+IF Board Overview

- The DAQ+IF boards receive the bolometer analog signal for all LIA boards output, apply an offset on each bolometer signal, amplify them a last time, and then digitize them.

-The digitized data are embedded in a frame sent to the DPU through the fast link.

-The FPGA carries digital functions like:

- Low level command decoding
- Low level command acknowledge + HK parameters transfer
- The timestamp generation

-It provides all the digital signals needed by LIA and BIAS boards, and as well as the internal DAQ+IF board signals.



DCU Design document



SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

3.8.2 DAQ+IF Board Interface

Interface	Name	Description	Туре	Level	In/Out	Frequency
DATA	D_CLK_DCU_P+	Data clock	Numeric	-0,3Vto	OUT	2.5MHz
	D CLK DCU P-	Differential Signal		0,3V		
	D GAT DCU P+	Data gate	Numeric	-0,3Vto	OUT	2.5MHz
	D_GAT_DCU_P-	Differential Signal		0,3V		
	D DAT DCU P+	Data	Numeric	-0,3Vto	OUT	2.5MHz
	D DAT DCU P-	Differential Signal		0,3V		
CMD	C RES DCU P+	Commands response	Numeric	-0,3Vto	OUT	3.125
ACK&STATUS	C RES DCU P-	Differential Signal		0,3V		kHz
CMD	C CMD DCU P+	Commands	Numeric	-0,3Vto	IN	3.125
	C CMD DCU P-	Differential Signal		0,3V		kHz
	C CLK DCU P+	Commands clock	Numeric	-0,3Vto	IN	3.125
	C CLK DCU P-	Differential Signal		0,3V		kHz
	POUT x	channels Multiplexed in	Analogic	0 to 5V	IN	0-25Hz at
MUX_CHANNEL	NOUT x	a Differential Signal	C			mux freq.
CMD MUX H	Ax-	BIT Command Mux	Numeric	-0,3Vto	OUT	~10kHz
LIA P&LIA S	Ax+	(PRIME)		0,3V		
		Differential Signal				
	DEMODx-	Demodulation	Numeric	-0,3Vto	OUT	50-300Hz
DEMOD_x	DEMODx+	Differential Signal		0,3V		
		(PRIME) for Channels				
		One to Twenty-four				
	CLK_P+	Serial link clock	Numeric	-0,3Vto	OUT	0-10MHz
SERIAL LINK	CLK_P-	Differential Signal		0,3V		
PHOTOMETER	SDATA_P+	Serial link data	Numeric	-0,3Vto	OUT	0-10MHz
	SDATA_P-	Differential Signal		0,3V		
	WR DATA P+	Serial link data write	Numeric	-0,3Vto	OUT	0-768kHz
	WR DATA P-	Differential Signal		0,3V		
	WR ADRESS P+	Serial link address write	Numeric	-0,3Vto	OUT	0-48kHz
	WR ADRESS P-	Differential Signal		0,3V		
	CLK S+	Serial link clock	Numeric	-0,3Vto	OUT	0-10MHz
SERIAL LINK	CLK S-	Differential Signal		0,3V		
SPECTROMETER	SDATA S+	Serial link data	Numeric	-0,3Vto	OUT	0-10MHz
	SDATA S-	Differential Signal		0,3V		
	WR DATA S+	Serial link data write	Numeric	-0.3Vto	OUT	0-768kHz
	WR DATA S-	Differential Signal		0.3V		
	WR ADRESS S+	Serial link address write	Numeric	-0.3Vto	OUT	0-48kHz
	WR ADRESS S-	Differential Signal		0.3V		
	CLK HK+	Serial link clock	Numeric	-0,3Vto	OUT	0-xMHz
SERIAL LINK	CLK HK-	Differential Signal		0,3V		
HK	SDATA HK+	Serial link data	Numeric	-0,3Vto	OUT	0-xMHz
	SDATA HK-	Differential Signal		0,3V		
	RD HK+	Serial link data read	Numeric	-0.3Vto	OUT	0-vkHz
	RD_HK-	Differential Signal	ivallette	0.3V	001	0-XKI1Z
BIAS&IIA	T POV	Sensor PRIME Bias	Analogic	9V	OUT	DC
TEMPERATURE	T	Output Sensor PRIME	Analogic	1 to 2V	IN	-
TEMI ERTTORE	PQV	9V Power Supply	Power	9V	IN	DC
POWER	N9V	-9V Power Supply	Power	-9V	IN	DC
	P5V	5V Power Supply	Power	5V	IN	DC
	P9V LIA P	9V Power Supply	Power	9V	IN	DC
POWER LIA P	N9V LIA P	-9V Power Supply	Power	-9V	IN	DC
	P5V LIA P	5V Power Supply	Power	5V	IN	DC
	P9V LIA S	9V Power Supply	Power	9V	IN	DC
POWER LIA S	N9V LIA S	-9V Power Supply	Power	-9V	IN	DC
	P5V LIA S	5V Power Supply	Power	5V	IN	DC





3.8.3 DAQ+IF BOARD FUNCTIONS

3.8.3.1 LIA Channel Digitization Overview



Channel way to digitization:

- 1. After the LIA_P (or LIA_S) channel processing, a bolometer signal is multiplexed with 15 (or 11) other bolometer signals on the same board.
- 2. Then the multiplexed signal goes out the LIA board through a differential amplifier with one unit gain.
- 3. The differential multiplexed signal goes into the DAQ+IF board through a differential receiver with one unit gain.
- 4. DAQ+IF board multiplexing stage:
 - If this multiplexed signal comes from the photometer it is then multiplexed with 2 other signals which come from 2 other LIA_P multiplexers. There are 48 photometer bolometer signals that are multiplexed.
 - If this multiplexed signal comes from the spectrometer then it goes straight through the multiplexer.
- 5. For each bolometer signal a predetermined offset signal is subtracted.
- 6. Afterwards, the signal is amplified by 12 and digitized.





3.8.3.2 Analog Receiver and Multiplexer FUNC-02-8

On a DAQ+IF board there are:

- 18 photometer analog receivers for the 18 LIA_P board output.
- 6 "Spectrometer" Analog receivers for the 6 LIA_S board output.
- 6 muxplexers
- Each multiplexer handles
 - o 1 spectrometer analog receiver output.
 - 3 photometer analog receiver output.

3.8.3.2.1 Circuit



3.8.3.2.2 Noise

See noise synthesis section (on DAQ+IF).

3.8.3.2.3 Timing

See FPGA section.

3.8.3.2.4 Simulation

The following simulation determines the maximum time that an input ADC signal needs to be stabilized after different kinds of multiplexer switching:



DCU Design document







- When the LIA multiplexer and the DAQ multiplexer are switched at the same time, the ADC input signal is established and stabilized after 50 μs. (DETAIL N°2)
- When only the DAQ multiplexer is switched. The ADC input signal is established and stabilized after 20 μs. (DETAIL N°1)





3.8.3.3 Offset and Gain FUNC-02-6 and FUNC-02-7

After each mulptiplexer the channel signals that are going to be digitized are added with their 4-bit predetermined offset signal and the result is multiplied by -12 before to be digitized. Each ADC is associated to one offset generator and gain amplifier. 2 multiplexers with an OP as follower build the 4-bit offset generators.

Note: In reality the output signal of a receiver is negative between 0v and -5V. So we have (-channel +offset)x(-12) which it equivalent to (channel-offset)x(12).

3.8.3.3.1 Circuit



Figure 3-32 Offset and Gain Circuit

3.8.3.3.2 Noise

See noise synthesis section (on DAQ+IF).

3.8.3.3.3 Timing

See FPGA section.





3.8.3.4 ADCs FUNC-03

The 6 ADC how make the function FUNC-03 are ADS7809 from SEI on a -2.5 to 2.5V scale and an external clock.

3.8.3.4.1 Circuit



3.8.3.4.2 Noise

See noise synthesis section (on DAQ+IF).

3.8.3.4.3 Timing

See FPGA section.




3.8.3.5 Boards Temperature and power supplies Acquisition FUNC-09-1, FUNC-09-2 and FUNC-09-2

- MUX_HK selects the board temperature and power supplies voltage, that will to be digitized.
 - Board temperature:
 - The temperature range is -40° C to 80° C.
 - The digitized signal voltage range is 1.165V to 1.8V.
 - The ADC is 16-bit with a -2.5V to 2.5V input range.
 - The ADC voltage resolution is 76μ V.
 - So the temperature resolution is 0.0144°C.
 - Power supplies voltage
 - All the power supplies are divided by 10 before digitization
 - The ADC is 16-bit with a -2.5V to 2.5V input range.
 - The voltage resolution for each power supplies voltage is 0,760mV.
 - The power supplies voltage range is –25V to 25V

	MUX_HK				Board temperature		
5	4	3	2	1			
0	0	0	0	0	BIAS temperature		
0	0	0	0	1	LIA_S1 temperature		
0	0	0	1	0	LIA_S2 temperature		
0	0	0	1	1	LIA_S3 temperature		
0	0	1	0	0	LIA_P9 temperature		
0	0	1	0	1	LIA_P8 temperature		
0	0	1	1	0	LIA_P7 temperature		
0	0	1	1	1	LIA_P6 temperature		
0	1	0	0	0	LIA_P5 temperature		
0	1	0	0	1	LIA_P4 temperature		
0	1	0	1	0	LIA_P3 temperature		
0	1	0	1	1	LIA_P2 temperature		
0	1	1	0	0	LIA_P1 temperature		
0	1	1	0	1	DAQ+IF temperature		
0	1	1	1	0	BIAS/DAQ_IF +5V		
0	1	1	1	1	BIAS/DAQ_IF +9V		
1	0	0	0	0	BIAS/DAQ_IF –9V		
1	0	0	0	1	LIA_P+5V		
1	0	0	1	0	LIA_P+9V		
1	0	0	1	1	LIA_P –9V		
1	0	1	0	0	LIA_S+5V		
1	0	1	0	1	LIA_S +9V		
1	0	1	1	0	LIA_S –9V		
1	0	1	1	1			



3.8.3.5.1 Circuit







3.8.3.6 Noise Synthesis

cut off frequency	70000
BW	109955,7429
OP484 0-10Hz in Vrms	7,50E-08
OP484 10-1000Hz in Vrms/rtHz	5,00E-09
OP484 1000-xHz in Vrms/rtHz	3,90E-09
OP484 0-10Hz in Arms	1,00E-10
OP484 1000-xHz in Arms/rtHz	4,00E-13
OP484 total voltage noise in Vrms	1,52E-06
OP484 total current noise in Arms	2,33E-10
4KT	1,60E-20

last gain stage on DAQ+IF (FUNC-02-7)	
R1in ohm	12000
R2 in ohm	1000
total noise in Vrms	2,51397E-06
offset stage on DAQ+IF (FUNC-02-06)	
REF02	1,80E-06
Rtot in ohm	2250
total noise in Vrms	2,68298E-06
Substractor stage on DAQ+IF (Analog receiver)	
R in ohm	2000
total noise in Vrms	2,42529E-06
Differential receiver stage on DAQ+IF (Analog receiver)	
total noise in Vrms	2,14911E-06

Differential Transmitter stage on LIA	
R1 in ohm	100
R2 in ohm	1000
total noise in Vrms	2,8715E-06
LIA photometer channel (FUNC-02-05,*-04,*-03,-02,*-01)	
total noise in Vrms	3,70E-06
LIA spectrometer channel (FUNC-02-05,*-04,*-03,-02,*-01)	
total noise in Vrms	6,13E-06

ADC (FUNC-03)		
total noise in Vrms		5,80E-05
Photomotor ADC input poice	Vrmo	9 425 05

Photometer ADC input noise Vrms	8,13E-05
Spectrometer ADC input noise Vrms	1,00E-04

Photometer input noise V/rtHz	8,20E-09
Spectrometer input noise V/rtHz	6,57E-09





Issue: 0.3 Date : 18/02/03

3.9 DAQ+IF FPGA

3.9.1 DAQ+IF FPGA Overview



Figure 3-33 DAQ+IF FPGA Overview

This FPGA is divided into 3 main parts:

- One handles the communication with the DPU (DPU inteface)
 - One handles the command executions and the "high-level sequencer" (DCU SEQ)
 - Bias generator management (Frequency, amplitude, demodulation signals phase shift...
 - Mode management (picture acquisition Number and frequency, Spectrometer or photometer mode, offset set up...
 - o Board Temperature acquisition.
- The last one handles the sequencing of picture acquisition and the offset set up (DCU AQC)





SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

3.9.2 DAQ+IF FPGA Interfaces

TBC





3.9.3 DAQ+IF FPGA FUNCTIONS

3.9.3.1 DCU SEQ: DECODAGE (FUNC-06-2)

This process is divided in three parts:

- Part one does the commands checking.
- Part two sequence the commands execution and the associate response sending.
- Part three decodes the commands from groups dedicated to the load of the internal register.

3.9.3.1.1 Part one: Commands check Diagram



For CID<10>=1, PAR<159>="00" and CID<96>="0"								
	Unknown	Forbidden commands						
	(ACK0=1 at	(ACK0=0 and ACK1=1)						
READ/WRIT	TE (CID<11>)	READ(CI	D<11>=1)	WRITE (CID<11>=0)				
CID<50>	PAR<80>	CID<50>	PAR<80>	CID<50>	PAR<86>			
15	XX	20	XX	19	000			
16	XX	21	XX	39	000			
17	XX	22	XX					
29	XX	23	XX					
2A	XX	24	XX					
2B	XX	25	XX					
3D	XX	26	XX					
3E	XX	27	XX					
3F	XX	28	XX					
		2C	XX					
		2D	XX					
		2E	XX					





3.9.3.1.2 Part two: Commands and response sequence diagram



TIMINGS:

If ACK0=0,ACK1=0 and CID<10>=1 Then

TBW	For GROUP = 000 or 001 or 010:
TBW	For GROUP = 011 or 111:
TBW	For GROUP = 110:
	For GROUP = 100 or 101:





3.9.3.1.3 Part three: Internal registers load diagram



REGISTER RESET POSITION:

PhotoBiasDiv=0F SpectroBiasDiv=0F PhotoMClkDiv=1FF SpectroMClkDiv=1FF

All the others register are set to "00".

TIMING:







3.9.3.2 DCU SEQ: BIAS (FUNC-01-1, FUNC-04-1 and FUNC-04-2)



REGISTER and COUNTER RESET POSITION:

CP_FREQ_OUT ="001" All the others are set to "00"

TIMING:







3.9.3.3 DCU SEQ: SERIAL LINK PHOTOMETER



REGISTER RESET POSITION:

TWB

TIMING:





3.9.3.4 DCU SEQ: SERIAL LINK SPECTROMETER



REGISTER RESET POSITION:

TWB

TIMING:





3.9.3.5 DCU SEQ: HK ACQUISITION and COMMANDS RESPONSE (FUNC-07-2 and FUNC-09-5)



REGISTER RESET POSITION:

TWB

TIMING:





3.9.3.6 MEMORY INTERFACE



MEMORY MAPING:

TWB

TIMING:





3.9.3.7 DCU ACQ (FUNC-10-2 and FUNC-04-3)

3.9.3.7.1 Channel Multiplexing

Spectrometer mode:

The following table shows the chronological sequence of the spectrometer's picture acquisition mode:

- The indicated times show when the digitization occurs. These times are given with reference to the beginning of the picture acquisition.
- The six ADCs work in parallel.
- The LIA_S MUX line specifies the LIA_S board's multiplexer positions at the digitization time.
- The DAQ+IF board multiplexer position is 0 during the spectrometer mode.
- The table shows for each ADC which board's channel is associated with each digitization time.

Time	in ms	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.1	1.2
ADC1	channel	1	2	3	4	5	6	7	8	9	10	11	12
	Lia_s	1	1	1	1	1	1	1	1	1	1	1	1
ADC2	channel	13	14	15	16	17	18	19	20	21	22	23	24
	Lia_s	1	1	1	1	1	1	1	1	1	1	1	1
ADC3	channel	1	2	3	4	5	6	7	8	9	10	11	12
	Lia_s	2	2	2	2	2	2	2	2	2	2	2	2
ADC4	channel	13	14	15	16	17	18	19	20	21	22	23	24
	Lia_s	2	2	2	2	2	2	2	2	2	2	2	2
ADC5	channel	1	2	3	4	5	6	7	8	9	10	11	12
	Lia_s	3	3	3	3	3	3	3	3	3	3	3	3
ADC6	channel	13	14	15	16	17	18	19	20	21	22	23	24
	Lia_s	3	3	3	3	3	3	3	3	3	3	3	3
LIA_S	MUX	0	1	2	3	4	5	6	7	8	9	10	11
DAQ	MUX	0	0	0	0	0	0	0	0	0	0	0	0

Photometer mode:

The following tables show the chronological sequence of the photometer's picture acquisition mode:

- The times point out digitization times. These times are given with reference to the beginning of the picture acquisition.
- The six ADCs work in parallel.
- The LIA_P MUX specifies multiplexer positions at the digitization time
- The DAQ MUX specifies DAQ+IF board's multiplexer positions at the digitization time.
- The table shows for each ADC which board's channel of which is associated with each digitization time.





SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

Time	e in ms	0.15	0.25	0.35	0.5	0.6	0.7	0.85	0.95	1.05	1.3	1.4	1.5	1.65	1.75	1.85	2
ADC1	channel	1	17	1	2	18	2	3	19	3	4	20	4	5	21	5	6
	Lia_p	1	1	2	1	1	2	1	1	2	1	1	2	1	1	2	1
ADC2	channel	17	1	17	18	2	18	19	3	19	20	4	20	21	5	21	22
	Lia p	2	3	3	2	3	3	2	3	3	2	3	3	2	3	3	2
ADC3	channel	1	17	1	2	18	2	3	19	3	4	20	4	5	21	5	6
	Lia_p	4	4	5	4	4	5	4	4	5	4	4	5	4	4	5	4
ADC4	channel	17	1	17	18	2	18	19	3	19	20	4	20	21	5	21	22
	Lia p	5	6	6	5	6	6	5	6	6	5	6	6	5	6	6	5
ADC5	channel	1	17	1	2	18	2	3	19	3	4	20	4	5	21	5	6
	Lia_p	7	7	8	7	7	8	7	7	8	7	7	8	7	7	8	7
ADC6	channel	17	1	17	18	2	18	19	3	19	20	4	20	21	5	21	22
	Lia_p	8	9	9	8	9	9	8	9	9	8	9	9	8	9	9	8
LIA P	MUX	0	0	0	1	1	1	2	2	2	3	3	3	4	4	4	5
DAO	MUX	1	2	3	1	2	3	1	2	3	1	2	3	1	2	3	1
				0.05	0.45	0.55		• •	• •	2.05	2.15	2.25	2.4	2.5	2.6		2.05
Time	e in ms	2.1	2.2	2.35	2.45	2.55	2.7	2.8	2.9	3.05	3.15	3.25	3.4	3.5	3.6	3.75	3.85
ADC1	channel	22	6	7	23	7	8	24	8	9	25	9	10	26	10	11	27
	Lıa_p	1	2	1	1	2	1	1	2	1	1	2	1	1	2	1	1
ADC2	channel	6	22	23	7	23	24	8	24	25	9	25	26	10	26	27	11
	Lia_p	3	3	2	3	3	2	3	3	2	3	3	2	3	3	2	3
ADC3	channel	22	6	7	23	7	8	24	8	9	25	9	10	26	10	11	27
	Lia_p	4	5	4	4	5	4	4	5	4	4	5	4	4	5	4	4
ADC4	channel	6	22	23	7	23	24	8	24	25	9	25	26	10	26	27	11
	Lia_p	6	6	5	6	6	5	6	6	5	6	6	5	6	6	5	6
ADC5	channel	22	6	7	23	7	8	24	8	9	25	9	10	26	10	11	27
	Lia_p	7	8	7	7	8	7	7	8	7	7	8	7	7	8	7	7
ADC6	channel	6	22	23	7	23	24	8	24	25	9	25	26	10	26	27	11
	Lia_p	9	9	8	9	9	8	9	9	8	9	9	8	9	9	8	9
LIA_P	MUX	5	5	6	6	6	7	7	7	8	8	8	9	9	9	10	10
DAQ	MUX	2	3	1	2	3	1	2	3	1	2	3	1	2	3	1	2
DAQ MUX 2 3 1																	
Time	in me			1 H.Z	+.J	4.40	4.55	4.0J	4.0	7.7	5	5.15	5.25	3.35	J.J 14	2.0	J.1
Time	in ms	11	10	20	10	12	20	1.2	14	20	14	1.7	21		16	52	
Time ADC1	channel	11	12	28	12	13	29	13	14	30	14	15	31	15	10	1	10
Time ADC1	channel Lia_p	$\frac{11}{2}$	12 1 2°	28 1	12 2	13 1 20	29 1	13 2	14 1 20	30 1	14 2	15 1 21	31 1	2	1	1	2
Time ADC1 ADC2	channel Lia_p channel	11 2 27 2	12 1 28 2	28 1 12 2	12 2 28 2	13 1 29 2	29 1 13 2	13 2 29 2	14 1 30 2	30 1 14 2	14 2 30 2	15 1 31 2	31 1 15 2	15 2 31 2	$\frac{10}{32}$	1 16 2	$\frac{16}{2}$
Time ADC1 ADC2	channel Lia_p channel Lia_p	11 27 3	12 1 28 2	28 1 12 3	12 2 28 3	13 1 29 2	29 1 13 3	13 2 29 3	14 1 30 2	30 1 14 3 20	14 2 30 3	15 1 31 2	31 1 15 3 21	$\frac{15}{2}$ 31 3	1 32 2 16	1 16 3	16 2 32 3 16
Time ADC1 ADC2 ADC3	channel Lia_p channel Lia_p channel	11 2 27 3 11 5	$\begin{array}{c} 1.1 \\ 12 \\ 1 \\ 28 \\ 2 \\ 12 \\ 4 \end{array}$		12 2 28 3 12 5	13 1 29 2 13	29 1 13 3 29	13 2 29 3 13 5	14 1 30 2 14	30 1 14 3 30	14 2 30 3 14 5	15 1 31 2 15	31 1 15 3 31 4	$ \begin{array}{r} 15 \\ 2 \\ 31 \\ 3 \\ 15 \\ 5 \\ \end{array} $	$ \begin{array}{r} 1 \\ 32 \\ 2 \\ 16 \\ 4 \end{array} $	$ \begin{array}{c} 1\\ 16\\ 3\\ 32\\ 4 \end{array} $	$ \begin{array}{r} 16 \\ 2 \\ 32 \\ 3 \\ 16 \\ 5 \end{array} $
Time ADC1 ADC2 ADC3	channel Lia_p channel Lia_p channel Lia_p	11 2 27 3 11 5	12 1 28 2 12 4 2°	$ \begin{array}{r} 28 \\ 1 \\ 12 \\ 3 \\ 28 \\ 4 \\ 12 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 4 \\ 12 \\ 3 \\ 4 \\ 4 \\ 12 \\ 3 \\ 4 \\ 4 \\ 12 \\ 3 \\ 4 \\ 4 \\ 4 \\ 12 \\ 3 \\ 4 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 3 \\ 4 \\ 4 \\ 12 \\ 12 \\ 3 \\ 4 \\ 12 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 4 \\ 12 \\ 3 \\ 3 \\ 3 \\ 3 \\ 4 \\ 12 $ 12 12 12 12 12 12 12 12 12 12 1 12 12 12 12 12 12 12 12 1 1 1 1 1	12 2 28 3 12 5	13 1 29 2 13 4 20	29 1 13 3 29 4	13 2 29 3 13 5	$ \begin{array}{r} 14 \\ 1 \\ 30 \\ 2 \\ 14 \\ 4 \\ 20 \\ \end{array} $	30 1 14 3 30 4	14 2 30 3 14 5 20	15 1 31 2 15 4	$ \begin{array}{r} 31 \\ 1 \\ 15 \\ 3 \\ 31 \\ 4 \\ 15 \end{array} $	15 2 31 3 15 5 21	10 1 32 2 16 4 22	1 16 3 32 4 16	$ \begin{array}{r} 16 \\ 2 \\ 32 \\ 3 \\ 16 \\ 5 \\ 22 \\ \end{array} $
Time ADC1 ADC2 ADC3 ADC4	channel Lia_p channel Lia_p channel Lia_p channel Lia_p	$ \begin{array}{r} 11 \\ 2 \\ 27 \\ 3 \\ 11 \\ 5 \\ 27 \\ \epsilon \end{array} $	$ \begin{array}{r} 111 \\ 12 \\ 1 \\ 28 \\ 2 \\ 12 \\ 4 \\ 28 \\ 5 \end{array} $	$ \begin{array}{r} 28 \\ 1 \\ 12 \\ 3 \\ 28 \\ 4 \\ 12 \\ \epsilon \\ \hline \epsilon \end{array} $	12 2 28 3 12 5 28	$ \begin{array}{r} 13 \\ 1 \\ 29 \\ 2 \\ 13 \\ 4 \\ 29 \\ 5 \end{array} $	29 1 13 3 29 4 13 6	13 2 29 3 13 5 29 6	$ \begin{array}{r} 14 \\ 1 \\ 30 \\ 2 \\ 14 \\ 4 \\ 30 \\ 5 \\ 5 \end{array} $	30 1 14 3 30 4 14 6	$ \begin{array}{r} 14 \\ 2 \\ 30 \\ 3 \\ 14 \\ 5 \\ 30 \\ \epsilon \end{array} $	$ \begin{array}{r} 15 \\ 1 \\ 2 \\ 15 \\ 4 \\ 31 \\ 5 \\ 5 \end{array} $	$ \begin{array}{r} 31 \\ 1 \\ 15 \\ 3 \\ 31 \\ 4 \\ 15 \\ \epsilon \end{array} $	$ \begin{array}{r} 15 \\ 2 \\ 31 \\ 3 \\ 15 \\ 5 \\ 31 \\ \epsilon \end{array} $	10 1 32 2 16 4 32 5	$ \begin{array}{r} 1 \\ 16 \\ 3 \\ 32 \\ 4 \\ 16 \\ \epsilon \end{array} $	$ \begin{array}{r} 16 \\ 2 \\ 32 \\ 3 \\ 16 \\ 5 \\ 32 \\ \hline 6 \end{array} $
Time ADC1 ADC2 ADC3 ADC4	channel Lia_p channel Lia_p channel Lia_p channel Lia_p	$ \begin{array}{c} 11 \\ 27 \\ 3 \\ 11 \\ 5 \\ 27 \\ 6 \\ 11 \end{array} $	$ \begin{array}{c} 1.1 \\ 12 \\ 1 \\ 28 \\ 2 \\ 12 \\ 4 \\ 28 \\ 5 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12$	$ \begin{array}{r} 28 \\ 1 \\ 12 \\ 3 \\ 28 \\ 4 \\ 12 \\ 6 \\ 22 \end{array} $	12 2 28 3 12 5 28 6	$ \begin{array}{r} 13 \\ 1 \\ 29 \\ 2 \\ 13 \\ 4 \\ 29 \\ 5 \\ 12 \\ \end{array} $	29 1 13 3 29 4 13 6	13 2 29 3 13 5 29 6	$ \begin{array}{r} 14 \\ 1 \\ 30 \\ 2 \\ 14 \\ 4 \\ 30 \\ 5 \\ 14 \\ 14 \\ 14 \\ 10 \\ 5 \\ 14 \\ 14 \\ 10 \\ $	$ \begin{array}{r} 30 \\ 1 \\ 14 \\ 3 \\ 30 \\ 4 \\ 14 \\ 6 \\ 20 \\ \end{array} $	$ \begin{array}{r} 14 \\ 2 \\ 30 \\ 3 \\ 14 \\ 5 \\ 30 \\ 6 \\ 14 \\ 14 \\ 5 \\ 30 \\ 14 \\ 14 \\ 5 \\ 30 \\ 14 \\ 14 \\ 5 \\ 30 \\ 14 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 5 \\ 30 \\ 14 \\ 14 \\ 30 \\ 14 \\ 14 \\ 15 \\ 30 \\ 14 \\ 14 \\ 14 \\$	$ \begin{array}{r} 15 \\ 1 \\ 2 \\ 15 \\ 4 \\ 31 \\ 5 \\ 15 \\ $	$ \begin{array}{r} 31 \\ 1 \\ 15 \\ 3 \\ 31 \\ 4 \\ 15 \\ 6 \\ 21 \end{array} $	$ \begin{array}{r} 15 \\ 2 \\ 31 \\ 3 \\ 15 \\ 5 \\ 31 \\ 6 \\ 15 \\ 15 \\ 5 \\ 31 \\ 6 \\ 15 \\ 5 \\ 31 \\ 6 \\ 15 \\ 31 \\ 3 \\ $	$ \begin{array}{r} 10 \\ 1 \\ 32 \\ 2 \\ 16 \\ 4 \\ 32 \\ 5 \\ 16 \\ $	$ \begin{array}{r} 1 \\ 16 \\ 3 \\ 32 \\ 4 \\ 16 \\ 6 \\ 22 \\ \end{array} $	16 2 32 3 16 5 32 6 16
ADC1 ADC2 ADC3 ADC4 ADC5	channel Lia_p channel Lia_p channel Lia_p channel Lia_p channel	$ \begin{array}{r} 3.55 \\ 11 \\ 2 \\ 27 \\ 3 \\ 11 \\ 5 \\ 27 \\ 6 \\ 11 \\ 0 \\ \end{array} $	$ \begin{array}{c} 1.1 \\ 12 \\ 1 \\ 28 \\ 2 \\ 12 \\ 4 \\ 28 \\ 5 \\ 12 \\ 7 \\ 7 \\ 7 \\ 7 \\ 7 \\ 7 \\ 7 \\ 7 \\ 7 \\ 7$	28 1 12 3 28 4 12 6 28 28	12 2 28 3 12 5 28 6 12	13 1 29 2 13 4 29 5 13	29 1 13 3 29 4 13 6 29 29	$ \begin{array}{r} 13\\2\\29\\3\\13\\5\\29\\6\\13\\\end{array} $	14 1 30 2 14 4 30 5 14	$ \begin{array}{r} 30 \\ 1 \\ 14 \\ 3 \\ 30 \\ 4 \\ 14 \\ 6 \\ 30 \\ 7 \end{array} $	$ \begin{array}{r} 14 \\ 2 \\ 30 \\ 3 \\ 14 \\ 5 \\ 30 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 14 \\ 6 \\ 7 \\ $	$ \begin{array}{r} 15 \\ 1 \\ 31 \\ 2 \\ 15 \\ 4 \\ 31 \\ 5 \\ 15 \\ 7 \\ 7 \\ 7 $	$ \begin{array}{r} 31 \\ 1 \\ 15 \\ 3 \\ 31 \\ 4 \\ 15 \\ 6 \\ 31 \\ 7 \end{array} $	$ \begin{array}{r} 15 \\ 2 \\ 31 \\ 3 \\ 15 \\ 5 \\ 31 \\ 6 \\ 15 \\ 7 \\$	$ \begin{array}{r} 10 \\ 1 \\ 32 \\ 2 \\ 16 \\ 4 \\ 32 \\ 5 \\ 16 \\ 7 \end{array} $	$ \begin{array}{r} 1 \\ 16 \\ 3 \\ 32 \\ 4 \\ 16 \\ 6 \\ 32 \\ 7 \end{array} $	$ \begin{array}{r} 16 \\ 2 \\ 32 \\ 3 \\ 16 \\ 5 \\ 32 \\ 6 \\ 16 \\ 2 \\ 6 \\ 16 \\ 2 \\ \end{array} $
Time ADC1 ADC2 ADC3 ADC3 ADC4 ADC5	channel Lia_p channel Lia_p channel Lia_p channel Lia_p channel Lia_p	3.33 11 2 3 11 5 27 6 11 8	$ \begin{array}{c} 1.1 \\ 12 \\ 1 \\ 28 \\ 2 \\ 12 \\ 4 \\ 28 \\ 5 \\ 12 \\ 7 \\ 12 \\ 7 \\ 12 \\ 12 \\ 7 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12$	28 1 12 3 28 4 12 6 28 7	12 2 28 3 12 5 28 6 12 8	13 1 29 2 13 4 29 5 13 7	29 1 13 3 29 4 13 6 29 7 7	13 2 29 3 13 5 29 6 13 8	14 1 30 2 14 4 30 5 14 7	30 1 14 3 30 4 14 6 30 7	14 2 30 3 14 5 30 6 14 8	15 1 31 2 15 4 31 5 15 7	$ \begin{array}{r} 31 \\ 1 \\ 15 \\ 3 \\ 31 \\ 4 \\ 15 \\ 6 \\ 31 \\ 7 \\ 15 \\ 7 \\ 7 \\ 15 \\ 7 \\ 7 \\ 15 \\ 7 \\ $	$ \begin{array}{r} 15 \\ 2 \\ 31 \\ 3 \\ 15 \\ 5 \\ 31 \\ 6 \\ 15 \\ 8 \\ 8 \\ 2 4 4 4 4 7 7 7 7 7 $	$ \begin{array}{r} 10 \\ 1 \\ 32 \\ 2 \\ 16 \\ 4 \\ 32 \\ 5 \\ 16 \\ 7 \\ \end{array} $	$ \begin{array}{r} 1 \\ 16 \\ 3 \\ 32 \\ 4 \\ 16 \\ 6 \\ 32 \\ 7 \\ $	$ \begin{array}{r} 16 \\ 2 \\ 32 \\ 3 \\ 16 \\ 5 \\ 32 \\ 6 \\ 16 \\ 8 \\ 8 \\ 1 5 32 3 3 3 3 3 $
Time ADC1 ADC2 ADC3 ADC4 ADC5 ADC6	channel Lia_p channel Lia_p channel Lia_p channel Lia_p channel Lia_p channel	3.33 11 2 3 11 5 27 6 11 8 27 6	$ \begin{array}{c} 1.1 \\ 12 \\ 1 \\ 28 \\ 2 \\ 12 \\ 4 \\ 28 \\ 5 \\ 12 \\ 7 \\ 28 \\ 6 \\ \end{array} $	28 1 12 3 28 4 12 6 28 7 12 6	12 28 3 12 5 28 6 12 8 28 6	13 1 29 2 13 4 29 5 13 7 29	29 1 13 3 29 4 13 6 29 7 13	13 2 29 3 13 5 29 6 13 8 29	14 1 30 2 14 4 30 5 14 7 30	30 1 14 3 30 4 14 6 30 7 14	14 2 30 3 14 5 30 6 14 8 30	$ \begin{array}{r} 15 \\ 1 \\ 31 \\ 2 \\ 15 \\ 4 \\ 31 \\ 5 \\ 15 \\ 7 \\ 31 \\ 6 \\ \hline 7 \\ 31 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 7 \\ 31 \\ 6 \\ 6 \\ 6 \\ 7 \\ 31 \\ 6 \\ 6 \\ 7 \\ 31 \\ 6 \\ 6 \\ 7 \\ 31 \\ 6 \\ 6 \\ 7 \\ 31 \\ 6 \\ 7 \\ 31 \\ 6 \\ 6 \\ 7 \\ 31 \\ 6 \\ 6 \\ 7 \\ 31 \\ 6 \\ 6 \\ 7 \\ 31 \\ 6 \\ 6 \\ 7 \\ 31 \\ 6 \\ 7 \\ 31 \\ 6 \\ 6 \\ 7 \\ 31 \\ 6 \\ 7 \\ 31 \\ 6 \\ 7 \\ 31 \\ 6 \\ 7 \\ 31 \\ 6 \\ 7 \\ 31 \\ 6 \\ 7 \\ 31 \\ 6 \\ 7 \\ 31 \\ 6 \\ 7 \\ 31 \\ 6 \\ 7 \\ 31 \\ 6 \\ 7 \\ 31 \\$	$ \begin{array}{r} 31 \\ 1 \\ 15 \\ 3 \\ 31 \\ 4 \\ 15 \\ 6 \\ 31 \\ 7 \\ 15 \\ 6 \\ 31 \\ 7 \\ 15 \\ 6 \end{array} $	$ \begin{array}{r} 15 \\ 2 \\ 31 \\ 3 \\ 15 \\ 5 \\ 31 \\ 6 \\ 15 \\ 8 \\ 31 \\ 6 \\ 31 \\$	$ \begin{array}{c} 10 \\ 1 \\ 32 \\ 2 \\ 16 \\ 4 \\ 32 \\ 5 \\ 16 \\ 7 \\ 32 \\ 6 \\ \end{array} $	$ \begin{array}{r} 1 \\ 16 \\ 3 \\ 32 \\ 4 \\ 16 \\ 6 \\ 32 \\ 7 \\ 16 \\ 6 \\ 6 \\ 32 \\ 7 \\ 16 \\ 6 \\ \end{array} $	$ \begin{array}{r} 16 \\ 2 \\ 32 \\ 3 \\ 16 \\ 5 \\ 32 \\ 6 \\ 16 \\ 8 \\ 32 \\ 2 \\ 2 \\ 2 \\ 3 \\ 2 \\ 3 \\ 2 \\ 3 $
Time ADC1 ADC2 ADC3 ADC4 ADC5 ADC6	channel Lia_p channel Lia_p channel Lia_p channel Lia_p channel Lia_p channel Lia_p	3.55 11 2 27 3 11 5 27 6 11 8 27 9	12 1 28 2 12 4 28 5 12 7 28 8	28 1 12 3 28 4 12 6 28 7 12 9 9	12 28 3 12 5 28 6 12 8 28 9 9	13 1 29 2 13 4 29 5 13 7 29 8	29 1 13 3 29 4 13 6 29 7 13 9	13 2 29 3 13 5 29 6 13 8 29 9	14 1 30 2 14 4 30 5 14 7 30 8	30 1 14 3 30 4 14 6 30 7 14 9 9	14 2 30 3 14 5 30 6 14 8 30 9	$ \begin{array}{r} 15 \\ 1 \\ 2 \\ 15 \\ 4 \\ 31 \\ 5 \\ 15 \\ 7 \\ 31 \\ 8 \\ 8 \\ 5 \\ 7 \\ 31 \\ 8 \\ 31 $	$ \begin{array}{c} 31 \\ 1 \\ 15 \\ 3 \\ 31 \\ 4 \\ 15 \\ 6 \\ 31 \\ 7 \\ 15 \\ 9 \\ 9 \\ 1 \\ 15 \\ 9 \\ 1 \\ 15 \\ 9 \\ 1 \\ 15 \\ 9 \\ 1 \\ 15 \\ 9 \\ 1 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 $	$ \begin{array}{r} 15 \\ 2 \\ 31 \\ 3 \\ 15 \\ 5 \\ 31 \\ 6 \\ 15 \\ 8 \\ 31 \\ 9 \\ \end{array} $	$ \begin{array}{c} 1 \\ 1 \\ 32 \\ 2 \\ 16 \\ 4 \\ 32 \\ 5 \\ 16 \\ 7 \\ 32 \\ 8 \\ 8 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$	$ \begin{array}{r} 1 \\ 16 \\ 3 \\ 32 \\ 4 \\ 16 \\ 6 \\ 32 \\ 7 \\ 16 \\ 9 \\ \end{array} $	$ \begin{array}{r} 16 \\ 2 \\ 32 \\ 3 \\ 16 \\ 5 \\ 32 \\ 6 \\ 16 \\ 8 \\ 32 \\ 9 \\ 9 \end{array} $
Time ADC1 ADC2 ADC3 ADC4 ADC5 ADC6 LIA_P	channel Lia_p channel Lia_p channel Lia_p channel Lia_p channel Lia_p channel Lia_p channel Lia_p dhannel Lia_p	11 2 3 11 5 27 3 11 5 27 6 11 8 27 9 10	$ \begin{array}{r} 112 \\ 12 \\ 28 \\ 2 \\ 12 \\ 4 \\ 28 \\ 5 \\ 12 \\ 7 \\ 28 \\ 8 \\ 8 \\ 11 \\ \end{array} $	28 1 12 3 28 4 12 6 28 7 12 9 11	12 28 3 12 5 28 6 12 8 28 9 11	13 1 29 2 13 4 29 5 13 7 29 8 12	29 1 13 3 29 4 13 6 29 7 13 9 12	13 2 29 3 13 5 29 6 13 8 29 9 12	14 1 30 2 14 4 30 5 14 7 30 8 13	30 1 14 3 30 4 14 6 30 7 14 9 13	14 2 30 3 14 5 30 6 14 8 30 9 13	$ \begin{array}{r} 15 \\ 1 \\ 2 \\ 15 \\ 4 \\ 31 \\ 5 \\ 15 \\ 7 \\ 31 \\ 8 \\ 14 \\ \end{array} $	31 1 15 3 31 4 15 6 31 7 15 9 14	15 2 31 3 15 5 31 6 15 8 31 9 14	$ \begin{array}{r} 10 \\ 1 \\ 32 \\ 2 \\ 16 \\ 4 \\ 32 \\ 5 \\ 16 \\ 7 \\ 32 \\ 8 \\ 15 \\ \end{array} $	$ \begin{array}{r} 1 \\ 16 \\ 3 \\ 32 \\ 4 \\ 16 \\ 6 \\ 32 \\ 7 \\ 16 \\ 9 \\ 15 \\ \end{array} $	$ \begin{array}{r} 16 \\ 2 \\ 32 \\ 3 \\ 16 \\ 5 \\ 32 \\ 6 \\ 16 \\ 8 \\ 32 \\ 9 \\ 15 \\ \end{array} $





3.9.3.7.2 Channel Acquisition

Spectrometer Mode Digitization Timing Diagram:

CIk_ADC	Time in μS	200	300		400
CS_ADC	Clk_ADC				
RC_ADC 0 0 MUX_DAQ 1 2 3 4 MUX_LIA_S 1 2 3 4 OFFSET_ADC1 0 0 0 0 MUX_LIA_S 1 2 3 4 OFFSET_ADC1 0 0FFSET_CH3 LIA_S1 0FFSET CH4 LIA_S1 CH5 LIA_S1 OFFSET_ADC2 0 0 0FFSET_CH3 LIA_S2 0FFSET CH4 LIA_S2 CH5 LIA_S1 OFFSET_ADC3 0 0 0FFSET CH3 LIA_S2 0FFSET CH4 LIA_S2 CH17 LIA_S2 OFFSET_ADC3 0 0 0FFSET CH3 LIA_S2 0FFSET CH4 LIA_S3 CH5 LIA_S3 OFFSET_ADC6 0 0FFSET CH3 LIA_S3 0FFSET CH4 LIA_S3 CH5 LIA_S3 OFFSET_ADC6 0 0FFSET CH3 LIA_S3 0FFSET CH4 LIA_S3 CH5 LIA_S3 OFFSET_ADC6 0 0FFSET CH3 LIA_S3 0FFSET CH4 LIA_S3 CH5 LIA_S3 OFFSET_ADC6 0 0FFSET CH3 LIA_S3 0FFSET CH16 LIA_S3 CH17 LIA_S3 D_OFF_MEM 0 0FFSET CH15 LIA_S3 0FFSET CH16 LIA_S3 0 0 DATA_ADC1 0	CS_ADC				
MUX_DAQ 0 MUX_LIA_S 1 2 3 4 OFFSET_ADC1 OFFSET CH3 LIA S1 OFFSET CH4 LIA S1 CH5 LIA S1 OFFSET_ADC2 OFFSET CH3 LIA S1 OFFSET CH4 LIA S1 CH17 LIA_S1 OFFSET_ADC3 OFFSET CH3 LIA S2 OFFSET CH4 LIA_S2 CH17 LIA_S1 OFFSET_ADC4 I OFFSET CH3 LIA_S2 OFFSET CH4 LIA_S2 CH17 LIA_S2 OFFSET_ADC5 OFFSET CH3 LIA_S3 OFFSET CH4 LIA_S3 CH17 LIA_S3 OFFSET_ADC6 OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 CH17 LIA_S3 OFFSET_ADC6 OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 CH17 LIA_S3 A_OFF_MEM Adr offset CH15 LIA_S3 OFFSET CH16 LIA_S3 CH17 LIA_S3 A_OFF_MEM OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 CH17 LIA_S3 D_OFF_MEM OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 CH17 LIA_S3 MW_OFF_MEM OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 CH17 LIA_S3 DATA_ADC1 OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 CH17 LIA_S3 DATA_ADC2 OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 OFFSET CH16 LIA_S3 OFFSET CH16 LIA_S3	RC_ADC				
MUX_LIA_S 1 2 3 4 OFFSET_ADC1 OFFSET CH3 LIA SI OFFSET CH4 LIA SI CH5 LIA SI OFFSET_ADC2 OFFSET CH3 LIA SI OFFSET CH4 LIA SI CH5 LIA SI OFFSET_ADC3 OFFSET CH3 LIA SI OFFSET CH4 LIA_S2 CH5 LIA SI OFFSET_ADC3 OFFSET CH3 LIA_S2 OFFSET CH4 LIA_S2 CH5 LIA S2 OFFSET_ADC4 OFFSET CH3 LIA_S2 OFFSET CH4 LIA_S2 CH5 LIA_S2 OFFSET_ADC5 OFFSET CH3 LIA_S3 OFFSET CH4 LIA_S3 CH5 LIA_S3 OFFSET_ADC6 OFFSET CH3 LIA_S3 OFFSET CH4 LIA_S3 CH5 LIA_S3 OFFSET_ADC6 OFFSET CH3 LIA_S3 OFFSET CH4 LIA_S3 CH5 LIA_S3 OFFSET_ADC6 OFFSET CH3 LIA_S3 OFFSET CH4 LIA_S3 CH5 LIA_S3 OFFSET_ADC6 OFFSET CH3 LIA_S3 OFFSET CH4 LIA_S3 CH17 LIA_S3 A_OFF_MEM Adr offset CH15 LIA_S3 OFFSET CH16 LIA_S3 CH17 LIA_S3 D_OFF_MEM OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 CH17 LIA_S3 MR_OFF_MEM OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 CH17 LIA_S3 DATA_ADC1 OFFSET CH16 LIA_S3 OFFSET CH16 LIA_S3 OFFSET	MUX_DAQ			0	
OFFSET_ADC1 OFFSET CH3 LIA SI OFFSET CH4 LIA SI CH5 LIA SI OFFSET_ADC2 OFFSET CH15 LIA SI OFFSET CH16 LIA SI CH17 LIA SI OFFSET_ADC3 OFFSET CH3 LIA S2 OFFSET CH4 LIA S2 CH5 LIA S2 OFFSET_ADC4 I OFFSET CH3 LIA S2 OFFSET CH16 LIA S2 CH17 LIA S2 OFFSET_ADC4 I OFFSET CH3 LIA S2 OFFSET CH16 LIA S2 I CH17 LIA S2 OFFSET_ADC4 I OFFSET CH3 LIA S2 I CH17 LIA S2 I CH17 LIA S2 OFFSET_ADC5 OFFSET CH3 LIA S3 OFFSET CH4 LIA S3 I CH17 LIA S2 OFFSET_ADC6 OFFSET CH3 LIA S3 OFFSET CH4 LIA S3 I CH17 LIA S3 OFFSET_ADC6 OFFSET CH15 LIA S3 OFFSET CH16 LIA S3 I CH17 LIA S3 A_OFF_MEM Adr offset CH15 LIA S3 OFFSET CH16 LIA S3 I CH17 LIA S3 D_OFF_MEM OFFSET CH15 LIA S3 OFFSET CH16 LIA S3 I CH17 LIA S3 WR_OFF_MEM OFFSET CH15 LIA S3 OFFSET CH16 LIA S3 I CH17 LIA S3 DATA_ADC1 I I CH17 LIA S3 I CH17 LIA S3 I CH17 LIA S3 DATA_ADC3 I I CH17 LIA S3 I CH17 LIA S3 I CH17 LIA S3 <td>MUX_LIA_S</td> <td>1</td> <td>2</td> <td>3</td> <td>4</td>	MUX_LIA_S	1	2	3	4
OFFSET_ADC2 I OFFSET CHI5 LIA SI OFFSET CHI6 LIA SI CHI7 LIA_SI OFFSET_ADC3 OFFSET CHI3 LIA_S2 OFFSET CHI6 LIA S2 CHI7 LIA_S2 OFFSET_ADC4 I OFFSET CHI5 LIA S2 OFFSET CHI6 LIA S2 CHI7 LIA_S2 OFFSET_ADC4 I OFFSET CHI5 LIA S2 OFFSET CHI6 LIA S2 I CHI7 LIA S2 OFFSET_ADC5 I OFFSET CHI5 LIA S3 OFFSET CHI6 LIA S3 I CHI7 LIA_S3 OFFSET_ADC6 I OFFSET CHI5 LIA S3 OFFSET CHI6 LIA_S3 I CHI7 LIA_S3 A_OFF_MEM I Adr offset CHI5 LIA S3 OFFSET CHI6 LIA_S3 I CHI7 LIA_S3 D_OFF_MEM I Adr offset CHI5 LIA_S3 OFFSET CHI6 LIA_S3 I CHI7 LIA_S3 D_OFF_MEM I OFFSET CHI5 LIA_S3 OFFSET CHI6 LIA_S3 I CHI7 LIA_S3 D_OFF_MEM I OFFSET CHI5 LIA_S3 OFFSET CHI6 LIA_S3 I CHI7 LIA_S3 DE_OFF_MEM I OFFSET CHI5 LIA_S3 OFFSET CHI6 LIA_S3 I CHI7 LIA_S3 DATA_ADC1 I I CHI7 LIA_S3 I CHI7 LIA_S3 I CHI7 LIA_S3 DATA_ADC3 I I CHI7 LIA_S3 I CHI7 LIA_S3 I CHI7 LIA_S3	OFFSET_ADC1		OFFSET CH3 LIA_S1	OFFSET CH4 LIA_S1	CH5 LIA_S1
OFFSET_ADC3 OFFSET CH3 LIA_S2 OFFSET CH4 LIA_S2 CH5 LIA_S2 OFFSET_ADC4 OFFSET CH15 LIA_S2 I OFFSET CH16 LIA_S2 CH17 LIA_S2 OFFSET_ADC5 OFFSET CH3 LIA_S3 OFFSET CH16 LIA_S3 I CH17 LIA_S3 OFFSET_ADC6 OFFSET CH15 LIA_S3 I OFFSET CH16 LIA_S3 I CH17 LIA_S3 A_OFF_MEM Adr offset CH15 LIA_S3 I OFFSET CH16 LIA_S3 I CH17 LIA_S3 D_OFF_MEM OFFSET CH15 LIA_S3 I OFFSET CH16 LIA_S3 I CH17 LIA_S3 OE_OFF_MEM OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 I CH17 LIA_S3 VR_OFF_MEM OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 I CH17 LIA_S3 DATA_ADC1 I OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 I OFFSET CH16 LIA_S3 I OFFSET CH16 LIA_S3 DATA_ADC3 I OFFSET CH15 LIA_S3 I OFFSET CH16 LIA_S3 I OFFSET CH16 LIA_S3 I OFFSET CH16 LIA_S3 I OFFSET CH16 LIA_S3 DATA_ADC3 I OFFSET CH16 LIA_S3 I OFFS	OFFSET_ADC2		OFFSET CH15 LIA_S1	OFFSET CH16 LIA_S1	CH17 LIA S1
OFFSET_ADC4IOFFSET CHIS LIA S2OFFSET CHI6 LIA S2CHI7 LIA S2OFFSET_ADC5IOFFSET CH3 LIA S3OFFSET CH4 LIA S3CH5 LIA S3OFFSET_ADC6IOFFSET CHI5 LIA S3IOFFSET CH16 LIA S3IA_OFF_MEMIAdr offset CHI5 LIA S3IOFFSET CH16 LIA S3ID_OFF_MEMIOFFSET CH15 LIA S3IOFFSET CH16 LIA S3IWR_OFF_MEMIOFFSET CH15 LIA S3IOFFSET CH16 LIA S3IDATA_ADC1IIIIIIDATA_ADC3IIIIIIDATA_ADC6 <tdi< td="">IIIIIDATA_ADC6<tdi< td="">IIIII</tdi<></tdi<>	OFFSET_ADC3		OFFSET CH3 LIA_S2	OFFSET CH4 LIA_S2	CH5 LIA_S2
OFFSET_ADC5 I OFFSET CH3 LIA S3 OFFSET CH4 LIA S3 CH5 LIA S3 OFFSET_ADC6 I OFFSET CH15 LIA S3 I OFFSET CH16 LIA_S3 CH17 LIA_S3 A_OFF_MEM I Adr offset CH15 LIA S3 I OFFSET CH16 LIA_S3 I CH17 LIA_S3 D_OFF_MEM I OFFSET CH15 LIA S3 I OFFSET CH16 LIA_S3 I CH17 LIA_S3 OE_OFF_MEM I OFFSET CH15 LIA_S3 I OFFSET CH16 LIA_S3 I I WR_OFF_MEM I OFFSET CH15 LIA_S3 I I I I I DATA_ADC1 I I I I I I I I DATA_ADC2 I I I I I I I I DATA_ADC3 I I I I I I I I DATA_ADC6 I I I I I I I I DATA_ADC6 I I I I I I I I DATA_ADC6 I <	OFFSET ADC4		OFFSET CH15 LIA_S2	OFFSET CH16 LIA_S2	CH17 LIA S2
OFFSET_ADC6 I OFFSET CHI5 LIA S3 I OFFSET CHI6 LIA_S3 I CHI7 LIA_S3 A_OFF_MEM Adr_offset CHI5 LIA_S3 Adr_offset CHI6 LIA_S3 I CHI7 LIA_S3 D_OFF_MEM OFFSET CHI5 LIA_S3 OFFSET CHI6 LIA_S3 I CHI7 LIA_S3 OE_OFF_MEM OFFSET CHI5 LIA_S3 OFFSET CHI6 LIA_S3 I CHI7 LIA_S3 OE_OFF_MEM I OFFSET CHI5 LIA_S3 I I I DATA_ADC1 I I I I I I DATA_ADC2 I I I I I I I DATA_ADC3 I I I I I I I I DATA_ADC6 I I I I I I I I I I DATA_ADC6 I	OFFSET ADC5		OFFSET CH3 LIA S3	OFFSET CH4 LIA S3	CH5 LIA S3
A_OFF_MEM Adr offset CHI5 LIA S3 Adr offset CHI6 LIA_S3 D_OFF_MEM OFFSET CHI5 LIA S3 Adr offset CHI6 LIA S3 OE_OFF_MEM OFFSET CHI5 LIA S3 OFFSET CHI6 LIA S3 WR_OFF_MEM OFFSET CHI5 LIA S3 OFFSET CHI6 LIA S3 DATA_ADC1 Image: Chick	OFFSET ADC6		OFFSET CH15 LIA S3	OFFSET CU16 LIA S2	CH17 LIA 82
A_OFF_MEM Adr offset CH15 LIA_S3 Adr offset CH16 LIA_S3 D_OFF_MEM OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3 OE_OFF_MEM Image: Chick of the set of the se	- OFE MEM		OFFSET CHT5 EIA 35	UFFSEI CHI6 LIA_55	ICHI/_LIA_S3
D_OFF_MEM OFFSETCHIS LIA S3 OFFSETCHIS LIA S3 Image: Constraint of the second s	A_OFF_MEM		Adr_offset CH15 LIA_S3	Adr_offset CH16 LIA_S3	
OE_OFF_MEM	D_OFF_MEM		OFFSET CHI5 LIA_S3	OFFSET CH16 LIA_53	I
WR_OFF_MEM	OE_OFF_MEM				
DATA_ADC1 DATA_ADC2 DATA_ADC3 DATA_ADC4 DATA_ADC4 DATA_ADC5 DATA_ADC6 DATA_ADTA_ADTA_ADTA_ADTA_ADTA_A	WR_OFF_MEM				
DATA_ADC2	DATA_ADC1				
DATA_ADC3 ADC4 ADC4 ADC5 ADC5 ADC6 ADC6 _	DATA_ADC2				
DATA_ADC4	DATA_ADC3				
DATA_ADC5	DATA_ADC4				
DATA_ADC6	DATA ADC5				
	DATA ADC6				
	_	-	·····	·	
			√		
			SEE DETAILED		
SEE DETAILED			TIMING N°2		
SEE DETAILED TIMING N°2					
SEE DETAILED TIMING N°2		I	SEE DETAILED		
SEE DETAILED TIMING N°2 SEE DETAILED			TIMING N°1		





SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

DETAILED TIMING N°1

Time in µS	300	310 314
Clk_ADC		
CS_ADC		
RC_ADC		
MUX_DAQ		
MUX_LIA_S	2	
OFFSET_ADC1	OFFSET CH3 LIA_S1)
OFFSET_ADC2	OFFSET CH15 LIA S1).
OFFSET_ADC3	OFFSET CH3 LIA_S2	X
OFFSET_ADC4	OFFSET CH15 LIA S2	χ
OFFSET_ADC5	OFFSET CH3 LIA S3	χ
OFFSET_ADC6	OFFSET CH15 LIA S3)
A_OFF_MEM	Adr_offset CH15 LIA_S3	
D_OFF_MEM	OFFSET CH15 LIA_S3	
OE_OFF_MEM		
WR_OFF_MEM		
DATA_ADC1		
DATA_ADC2		
DATA_ADC3		
DATA_ADC4		
DATA_ADC5		000000000000000000
DATA_ADC6		
		1

DETAILED TIMING N°2

Time in µS	310 3	14
Clk_ADC		
CS_ADC		
RC_ADC		
MUX_DAQ		
MUX_LIA_S	3	
OFFSET_ADC1	X OFFSET CH4 LIA_\$1	
OFFSET_ADC2	CH15 LIA S1 X OFFSET CH16 LIA_S1	
OFFSET_ADC3	OFFSET CH3 LIA_S2 X OFFSET CH4 LIA_S2	
OFFSET_ADC4	OFFSET CH15 LIA_S2 X OFFSET CH16 LIA_S2	
OFFSET_ADC5	OFFSET CH3 LIA_S3 X OFFSET CH4 LIA_S3	
OFFSET_ADC6	OFFSET CH15 LIA_S3 OFFSET CH16 LIA_S3	I
A_OFF_MEM	AC4 S1 A C16 SX A C4 S2 A C16 S2 A C4 S3 Adr offset CH16 LIA S3	
D_OFF_MEM	(0C4 S1 X0 C16 S1X 0 C4 S2 X0 C16 S2 X0 C4 S3) 0FFSET CH16 LIA_S3	
OE_OFF_MEM		
WR_OFF_MEM		
DATA_ADC1		
DATA_ADC2		
DATA_ADC3		
DATA_ADC4		
DATA_ADC5		
DATA_ADC6		





Photometer Mode Digitization Timing Diagram:

Time in µS	350	450	600	
Clk_ADC				
CS_ADC	<u> </u>			
RC_ADC				
MUX_DAQ	2	3	1	2
MUX_LIA_P		0	1	
OFFSET_ADC1		OFFSET CH1 LIA P2	OFFSET CH2 LIA P1	CH18 LIA_P1
OFFSET_ADC2		OFFSET CH17 LIA P3	OFFSET CH18 LIA P2	CH2 LIA_P3
OFFSET_ADC3		OFFSET CH1 LIA_P5	OFFSET CH2 LIA_P4	CH18 LIA P4
OFFSET_ADC4		OFFSET CH17 LIA P6	OFFSET CH18 LIA P5	CH2 LIA_P6
OFFSET_ADC5		OFFSET CH1 LIA P8	OFFSET CH2 LIA_P7	CH18 LIA_P7
OFFSET_ADC6		OFFSET CH17 LIA P9	OFFSET CH18 LIA_P8	CH2 LIA_P9
A_OFF_MEM		Adr_offset CH17 LIA_P9	Adr_offset CH18 LIA_P8	
D_OFF_MEM		OFFSET CH17 LIA_P9	OFFSET CH18 LIA P8	
OE_OFF_MEM				
WR_OFF_MEM				
DATA_ADC1				
DATA_ADC2				
DATA_ADC3				
DATA_ADC4				
DATA_ADC5				
DATA_ADC6				
	-			1





3.9.3.8 Offset

For each channel, the following algorithm determines its offset:

OFFSET=0000 Ch X lia X 5V DATA_ADC<15..13> digitization 12x[Channel-(Offset-1)] 111 110 DATA_ADC<15>=0 NO OFFSET=OFFSET+1 or OFFSET =1111 101 YES 100 3.75V 011 NO DATA_ADC<15..13>=000 010 12x[Channel-Offset] ♦ YES 001 OFFSET=OFFSET-1 000 ◄ **0**V This Offset is memorized For Ch X lia X

Offset Calculation for Ch X lia X





3.9.3.9 Data Transmission

the data are transmitted to the DPU through a serial link at 2Mb/s after a complete PICTURE ACQUISITION is as follow:



3.9.3.10 DPU INTERFACE (FUNC-06-1, FUNC-07-1, FUNC-10-1 and DCU-FUNC-08)

SEE Generic DPU Interface for spire DRCU Subsystems





3.10 DCU Power Supply

3.10.1 DCU POWER SUPPLY OVERVIEW



3.10.2 LIA SUPPLIES POST-REGULATOR

3.10.2.1 Function

TBC

3.10.2.2 Performances

TBC





PHYSICAL CARACTERISTCS 4

PHYSICAL DESCRIPTION 4.1

4.1.1 **DCU** housing

4.1.1.1 QM2 and FM

All of the DCU electronics are housed in one box. A back plane printed circuit board insures the internal DCU connections.

The DCU is composed in its QM2 and FM versions of:

- 9 LIA_P boards 3 LIA_S boards -
- 2 BIAS boards (PRIME and REDUNDANT) -
- 2 DAQ+I/F boards (PRIME and REDUNDANT)

The layout of these boards is organized as shown in Figure 4-1 DCU Front Panel.









SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

4.1.2 Back plane

4.1.2.1 QM2 and FM

QM2, and FM all have the same kind of back plane. The back plane is organized as shown in Figure 4-2 Back Plane.



Figure 4-2 Back Plane





5 TRACEABILITY MATRIX

DRCU	FUNCTIONS	Description	Check by		T
Subsystem		1	Design	Simul	Measur
Specification			U	ation	ement
DRCU REQ-15	ALL	Number of channels	ok		
DRCU REQ-16	DCU-FUNC-11	Short circuit protection	ok		
DRCU REQ-17	DCU-FUNC-01	BIAS channels	ok		
DRCU REQ-18	DCU-FUNC-01	BIAS individually	ok		
		adjustable			
DRCU REQ-19	FUNC-04-01	Bias frequency	ok		
DRCU REQ-20	DCU-FUNC-05	DC JFET/heater bias	ok		
		channels			
DRCU REQ-21	FUNC-05-1 and	VDD/VSS ON/OFF	ok		
	FUNC-05-3				
DRCU REQ-22	FUNC-05-5	Heater ON/OFF	ok		
DRCU REQ-23		BIAS redundancy	ok		
DRCU REQ-24		DAQ+IF redundancy	ok		
DRCU REQ-25	FUNC-04-1	Sampling frequency	ok		
DRCU REQ-26	FUNC-04-1	Number of blocks to be	ok		
		transferred			
DRCU REQ-27	FUNC-09-3	Temperature measurement	ok		
DRCU REQ-28	FUNC-09-3	AD590	ok		
DRCU REQ-29	FUNC-09-2 and	Temperature range	ok		
	FUNC-09-1				
DRCU REQ-30	FUNC-09-1, FUNC-09-5	НК	ok		
	and FUNC-09-4				
DRCU REQ-31		Conducted RF			
DRCU REQ-32-1	DCU-FUNC-02	Input Signal AC	ok		
DRCU REQ-32-2	FUNC-02-2, FUNC-02-3	Input Signal DC	ok		
DRCU REQ-32-3	FUNC-02-2, FUNC-02-3, FUNC-02-5	Output Signal AC	OK		
DRCU REQ-32-4	FUNC-02-2, FUNC-02-3	Common mode ofset			ok
DRCU REQ-32-5	DCU-FUNC-02	Cross talk			Х
DRCU REQ-32-6	DCU-FUNC-02	Noise<7nV/rt(Hz)			nok
DRCU REQ-32-7	FUNC-02-1	Input capa< 100pF	ok		
DRCU REQ-32-8	FUNC-02-1	Input impedance>1MΩ	ok		
DRCU REQ-32-9	FUNC-02-5	Bandwidth	ok		
		0.03 to 5Hz			
		0.03 to 25Hz			
DRCU REQ-32-	FUNC-02-1, FUNC-02-2,	BPF	ok		
10	FUNC-02-3				
DRCU REQ-32-	FUNC-02-5	LPF	ok		
DRCUREO-32-	FUNC-02-1, FUNC-02-2	Common mode rejection			ok
12	FUNC-02-3	-60dB			- Ch
DRCU REO-32-	FUNC-02-1	Interface	ok		
14			-		
DRCU REQ-33		NOISE with thermal drift			Х





SAp-SPIRE- FP-0063-02 Issue: 0.3 Date : 18/02/03

DRCU	FUNCTIONS	Description	Check by		
Subsystem			Design	Simul	Measur
Specification			-	ation	ement
DRCU REQ-34	FUNC-01-4	Spec/ph: 0-200mVrms	ok		ok
	FUNC-01-4	TC: 0-500mVrms	ok		
	FUNC-04-1	50 to 300Hz	ok		
	FUNC-01-3	Amplitude resolution	ok		
		Load impedance			
		Interface type			
	FUNC-04-1	Sine wave	ok		
	FUNC-01-4	Noise 20nVrms/rtHz			Х
	FUNC-04-2	Phase	ok		
DRCU REQ-35	FUNC-05-1	VSS amplidude	ok		
	FUNC-05-1	VSS resolution	ok		
	FUNC-05-2	VSS noise			ok
	FUNC-05-4	VDDamplitude	ok		
	FUNC-05-4	VDD noise			ok
	FUNC-05-4	Current range			ok
	FUNC-05-4	Voltage stability			Х
		Load			
DRCU REQ-36	FUNC-05-2, FUNC-05-4	Overshoot<10%		ok	ok
DRCU REQ-37		Voltage	ok		
		Current	ok		
DRCU REQ-38	DCU-FUNC-03	ADC16bit	ok		
	FUNC-04-3	<6.2ms	ok		
	FUNC-04-3	<1.2ms	ok		
	FUNC-02-6	Offset	ok		
DRCU REQ-39	FUNC-04-3	frames	ok		