SPIRE-SAP-PRJ-000638



DEPARTEMENT D'ASTROPHYSIQUE, DE PHYSIQUE DES PARTICULES, DE PHYSIQUE NUCLÉAIRE ET DE L'INSTRUMENTATION ASSOCIÉE SERVICE D'INGENIERIE DES SYSTEMES

DIRECTION DES SCIENCES DE LA MATIÈRE Number of pages : 27

HERSCHEL - SPIRE		
DATE: 20/01/2003 N / REF: SIG-SPIRE-PDA-030-01	SUBJECT: FPU simulator specifications for DCU/SCU tests. ISSUE: 03 V / REF:	
FROM: P. Deck, P. De Antoni, S. Sube	TO:	
	SIG: S. Sube, D Anstett, P. Beauvais, F. Molinié. SAP: JL. Augères, C. Cara, D. Raval, J. Fontignié.	

Summary:

This document describes the photometer/spectrometer bolometers simulator specifications, the $0.3 \, \mathrm{K}$ cooler simulator specifications and the thermometry simulator specifications for DCU/SCU tests.

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/SIS Ref: SIG-SPIRE-PDA-030-01 Issue: 03

2

CEA - DSM/DAPNIA/SIS

FPU simulator specifications for DCU/SCU tests

Ref: SIG-SPIRE-PDA-030-01

Issue: 03

Date: 20/01/2003

	Position	Name	Date	Visa
Prepared by	-	Pascale Deck Philippe De Antoni Samuel Sube		
Approved by				
Approved by				

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01 Issue: 03

Acronyms and Key words

CEA	Commissariat à l'énergie atomique	
CQM	Cryogenic Qualification Model	
DAPNIA	Département d'Astrophysique, de physique des Particules, de physique Nucléaire et de l'Instrumentation Associée	
DCU	Detector Control Unit	
DSM	Direction des sciences de la matière	
DUT	Device under test	
DRCU	Detector Readout & Control Unit	
EMC	Electromagnetic compatibility	
FIRST	Far Infrared and Submillimetre Telescope	
FPU	Focal plan unit	
I/F	Interface	
I/O	Input / Output	
IR	Infra red	
JFET	Junction Field Effect Transistor	
LIA	Lock-in Amplifier	
LTU	Local test unit	
QM1	Qualification Model 1	
RAL	Rutherford Appleton Laboratory	
SBCC	Simulator name for <u>SPIRE</u> , <u>bolometers</u> , <u>cryogenic and <u>c</u>alibrators</u>	
SCU	Subsystem Control Unit	
S/C	Spacecraft	
SAP	Service d'Astrophysique	
SIG	Service d'instrumentation générale	
TBC	To be confirmed	
TBD	To be defined	

CEA- DSM/DAPNIA/SIS Ref: SIG-SPIRE-PDA-030-01 Issue: 03

Table of contents

1	INTRODUCTION	5
	1.1 Scope	5
	1.2 Objectives	5
	1.3 APPLICABLE DOCUMENTS	5
	1.4 REFERENCE DOCUMENTS	5
2	GENERAL DESCRIPTION	6
	2.1 SPIRE INSTRUMENT OVERVIEW	6
	2.2 SIMULATOR OVERVIEW	7
	2.2.1 Main simulator functions	7
	2.2.2 Simulator and test bench	7
3	SIMULATOR SPECIFICATIONS	9
	3.1 GENERAL SPECIFICATIONS	9
	3.2 SIMULATOR HARDWARE SPECIFICATIONS	9
	3.2.1 Generalities	9
	3.2.2 Bolometers/JFET simulation and control measurements	11
	3.2.2.1 Bolometers arrays and JFET descriptions	11
	3.2.2.2 Bolometers/JFET simulation	12
	3.2.2.3 Bolometers/JFET measurements	
	3.2.2.3.1 Bolometers bias measurements	13
	3.2.2.3.2 JFET bias measurements	
	3.2.3 Cooler & thermal switchs simulations and control measurements	
	3.2.4 Calibrator simulation and control measurement	
	3.2.5 Thermometry simulation and control measurements	
	3.2.6 JFET heaters	
	3.3 SIMULATOR SOFTWARE AND WORKING SPECIFICATIONS	
	3.3.1 Generalities	
	3.3.2 The program	
	3.3.2.1 Stand alone mode	
	3.3.2.2 Slave mode	
	3.3.3 The Input file	
	3.3.4 Output file	
	3.4 SIMULATOR MECHANICAL SPECIFICATIONS AND EMC	26
4	DOCUMENTATION	27

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01

Issue: 03

1 Introduction

1.1 Scope

This document describes the FPU simulator specifications for DCU/SCU tests relevant to its design and development. The purpose of this specification is to describe the main capabilities and features of the simulator.

It is organised with a top-down approach whereby general descriptions precede the more detailed specifications. The first section describes the FPU and gives a simulator overview. The subsequent sections cover electrical, software and mechanical requirements for the FPU simulator.

1.2 Objectives

The FPU simulator is a subsystem belonging to a test bench. It is an assembly of instrumentation modules. It has two functions:

- It generates patterns to simulate the FPU bolometers arrays of the spectrometer or the photometer.
- It simulates partially the 0.3 K cryo-cooler, the calibrators and other elements connected with the SCU.
- It measures signals coming from the DCU and SCU.

The objectives are to specify:

- The hardware instrumentation functions of the simulator.
- The software for the simulator control. It concerns the data packaging relative to patterns/measurements, and the interface with other test bench subsystems.
- The mechanical packaging of the simulator.

Those specifications are intended to serve the needs of simulator and test bench developers.

1.3 Applicable documents

AD1	-	-
AD2	-	-

1.4 Reference documents

RD1	DRCU Subsystem specification	SAp-SPIRE-CCa-25-00 / issue 0.92 / date:26-06-02
RD2	DRCU Interface Control Document	SAp-SPIRE-CCa-075-02 / issue 0.7 / date:26-06-02

HERSCHEL	
SPIRE	

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01 Issue: 03

2 General description

2.1 SPIRE instrument overview

An overview of SPIRE electrical systems configuration is depicted in Figure 1.

The FPU performs scientific measurements, for example it includes: bolometer detectors for scientific observations, a cryogenic subsystem to cool the detectors at 0.3 K, black-bodies to calibrate detectors, and temperature probes for control purposes.

DCU and SCU are electronic modules dedicated to analog signal processing and FPU controls/commands. Those 2 modules belong to the DRCU.

The DPU supervises general tasks and the interface with the S/C.




Figure 1: FPU subsystems to simulate DCU/SCU tests

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01

Issue: 03

2.2 Simulator overview

2.2.1 Main simulator functions

The different SPIRE systems must be controlled and tested. This document is about a simulator that is a test equipment for:

- Simulating the FPU subsystems behaviours that are connected with DCU/SCU.
- Measuring bias, temperature probes power supplies and command signals that are coming from DRCU.

The simulator is named SBCC for the words SPIRE, bolometer, calibrator, cryogenic.

More precisely, the SBCC simulator includes the following functions:

- Behavioural simulation of the spectrometer bolometers.
- Behavioural simulation of the photometer bolometers.
- Behavioural simulation of the thermometer bolometers.
- Simulation of the heaters and the temperature probes used by the 0.3 K cryogenic sorption cooler.
- Measurements of the bias for the bolometers, the calibrator and the temperature probes.
- Measurements of the JFET box power supplies and the JFET heaters.

2.2.2 Simulator and test bench

SBCC simulator is a test bench subsystem as it is depicted in **Figure 2**.

SBCC includes three subsystems:

- A computer and a software which are the supervisor.
- The core that comprises instrumentation dedicated to simulation and control measurements.
- An electrical I/F to connect the simulator with the DUT.

The DUT is the SCU/DCU subsystems.

The LTU is the instrumentation instead of the DPU.

The way the test bench could work can be summarised as follows:.

- A input file defined by the LTU side is download into the core simulator through the computer. When the simulator is configured, a ready signal is set.
- An enable signal controls the beginning /end of the test.
- SBCC generates analog signals according to the input file.
- When the simulator generates or receives hardware triggers, control measurements are done and save in output files.

Warning: this description is only given as an example to define a general working principle.

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01 Issue: 03




Figure 2: Test bench hardware configuration

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01 Issue: 03

3 Simulator specifications

3.1 General specifications

The goal of SBCC simulator design is the SCU&DCU functional test. SBCC simulates only the FPU interface behaviour, without link between each part. There is no need to reach the actual performances of those subsystems.

DCU/SCU designers will use SBCC when they assemble the electronic modules.

SBCC will be used by the RAL and the ESA.

Two SBCC simulators will be build.

3.2 Simulator hardware specifications

3.2.1 Generalities

Figure 3 describes the SPIRE FPU subsystems to simulate and gives an overview of DCU/SCU main modules. Those subsystems are:

- The three bolometers arrays from the photometer detector.
- The two bolometers arrays from the spectrometer detector.
- The bolometer arrays from the thermometry detector.
- The 32 charges for the 16 JFET supplies (Vdd and Vss).
- The 9 JFET heaters.
- The 2×12 CERNOX 1030 temperature probes (12 primes and 12 redundants) for the thermometry.
- The electrical elements of the cooler. Those elements are 2×5 CERNOX 1030 temperature probes (5 primes and 5 redundants) and 2×4 heaters (2×2 gas switch, 2×1 thermal switch and 2×1 sorption pump 4 primes and 4 redundants).
- The black bodies for the calibrator. There are 2×2 black bodies for the spectrometer (2 primes and 2 redundants), and 2×1 black bodies for the photometer (1 prime and 1 redundant).

The following subsections are going to specify those subsystems for the simulation.

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01 Issue: 03




Figure 3: DRCU block diagram

HERSCHEL	FPU simulator specifications for
SPIRE	DCU/SCU tests

CEA- DSM/DAPNIA/SIS Ref: SIG-SPIRE-PDA-030-01 Issue: 03

3.2.2 Bolometers/JFET simulation and control measurements

3.2.2.1 Bolometers arrays and JFET descriptions

To understand what the simulator has to do, a description of the bolometers is needed. A synoptic of the bolometers organisation is depicted in **Figure 4**, there are:

- The **P250** array including 144 bolometers that belongs to the Photometer. The spectrum sensitivity is around 250nm.
- The **P350** array including 93 bolometers that belongs to the Photometer. The spectrum sensitivity is around 500nm.
- The **P500** array including 48 bolometers that belongs to the Photometer. The spectrum sensitivity is around 250nm.
- The T/C array including 3 bolometers. This group is for thermometric applications, it is included in the photometer.
- The **SSW** array including 42 bolometers that belongs to the Spectrometer. It is sensitive to the IR waves at high frequencies.
- The **SLW** array including 24 bolometers that belongs to the Spectrometer. It is sensitive to the IR waves at low frequencies.

The bolometers total number is 354.




Figure 4: Bolometers arrays overview

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/SIS Ref: SIG-SPIRE-PDA-030-01 Issue: 03

After the 354 bolometers, there are 16 JFET units. One unit includes 24 JFET differentials buffers (6 JFET are not used in the SSW). One bolometer is connected to a JFET buffer, its output goes toward a LIA input.

The DCU provides 16 power supplies for the JFET box and 6 bias for the bolometers arrays which can come from the prime or the redundant bolometers bias modules.

The detail view of one of the 354 bolomoter analog channels is represented **Figure 5**. A bias generator provides a balanced sinusoidal signal for bolometers. The bolometer resistor variations between 2 M Ω min and 5 M Ω generates a modulated signal toward the JFET buffer. This signal is demodulated by the LIA. The JFET buffer is supplied by adustable +4V/-5V DC voltages.




Figure 5: *View of bolometer readout with equivalents schemes*

3.2.2.2 Bolometers/JFET simulation

SBCC simulates the behaviour of the photometer and thermometer (288 bolometers) or the spectrometer (66 bolometers). To do so:

- Fixed resistors are connected to the sinusoidal bias signals to simulate the bolometers arrays loads.
- Fixed resistors are connected to the JFET power supply signals to simulate the JFET units loads
- SBCC generates 288 analog differential datas for the photometer/thermometer or 66 analog differential datas for the spectrometer. The datas sets to generate are defined in a input file (see subsection 3.3) which is loaded in the simulator. A new set of 288 or 66 datas is output automatically every 1 second or when the trigger NB is detected

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/SIS Ref: SIG-SPIRE-PDA-030-01 Issue: 03

(maximum speed 100Hz). Two different bolometer pictures can be generated alternatively by this way.

The simulation of the resistors for the bias or power supply is discussed in the subsections 3.2.2.3 about the bolometers/JFET measurements.

The simulator electrical model for one bolometer is represented **Figure 6**.




Figure 6: Bolometer electrical model to simulate

For each bolometer, SBCC can choose one resistor among 256 values. The set of 256 resistors is fixed and the same for all the bolometers. The resistors choices to output are defined in the input file.

3.2.2.3 Bolometers/JFET measurements

The simulator has to measure:

- The frequency and amplitude of the sinusoide for the bolometers biasing.
- The DC power supply for the JFET units.

All those measurements are done on the load resistors that simulate the bolometers arrays or the JFET units. There are repeated every 1 second.

3.2.2.3.1 Bolometers bias measurements

The 6 bolomoters arrays are supplied by the 6 prime bias or the 6 redundant bias. The prime or the redundant bias is chosen by the SCU. The aim of the measure is to check if the 6 bias delivered by the SCU are correct, when there are charged with the actual resistors loads.

The main characteristics of the bias signals to measure are:

- Balanced sinusoidal signal.
- Fixed amplitude between 0 and 200 mVrms for the photometer and the spectrometer.
- Fixed amplitude between 0 and 500 mVrms for the T/C.
- Frequency between 50 and 300 Hz

HERSCHEL FPU simulator specifications for DCU/SCU tests	CEA- DSM/DAPNIA/SIS Ref: SIG-SPIRE-PDA-030-01 Issue: 03
---	---

The table below gives the load resistors values of the 6 bolomoters arrays.

Array	Number of bolometers	Indicative load resistor
P250	144	139 kΩ (= 20 MΩ / 144)
P350	93	$215 \text{ k}\Omega \ (= 20 \text{ M}\Omega / 93)$
P500	48	$416 \text{ k}\Omega \ (= 20 \text{ M}\Omega \ / \ 48)$
T/C	3	$6666 \text{ k}\Omega = 20 \text{ M}\Omega / 3$
S-SW	42	$476 \text{ k}\Omega \ (= 20 \text{ M}\Omega \ / \ 42)$
S-LW	24	$833 \text{ k}\Omega \ (= 20 \text{ M}\Omega \ / \ 24)$

The frequency measurements are done with a 5% accuracy and the magnitude measurements are done with a 1% accuracy. They are converted into 8 bits numerical datas.

A synoptic of the measurement principle is depicted **Figure 7**.




Figure 7: *Bolometers bias measurements*

3.2.2.3.2 JFET bias measurements

There are 16 +4V/-5V power supply generators for 16 JFET units. The aim of the measure is to check the 16 power supplies working with actual 1 k Ω resistors loads. This leads to 32 voltage measurements.

The main characteristics of the power supplies to measure are:

- Nominal voltage = +1.5V to +4V for Vdd and 0V to -5V for Vss
- Nominal current = 4.5 mA for Vdd /Vss (Maximal current = 5 mA for Vdd /Vss)

Vdd and Vss are converted into two 8 bits numerical datas.

A synoptic of the measurement principle is depicted **Figure 8**.

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/SIS Ref: SIG-SPIRE-PDA-030-01 Issue: 03




Figure 8: JFET power supply measurements

HERSCHEL
SPIRE

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01

Issue: 03

3.2.3 Cooler & thermal switchs simulations and control measurements

SBCC simulates the behaviours of the cooler electrical elements. There are:

- 10 temperatures probes CERNOX 1030 (5 primes and 5 redundants). One temperature probe is a resistor equipped with 2 supplies and 2 measurements wires. The resistor is not grounded. 4 selectable resistors simulate a temperature probe. See <u>Table 1</u>.
- Four gas switches (2 Evaporator heat switches primes and redundants and 2 Sorption pump heat switch primes and redundants) and two Sorption pumps (1 prime and 1 redundant). Those 6 elements are heaters. A heater is a fixed 402 Ω resistor supplied by a 0/40 mA DC current for a charcoal pump and a 0/2 mA DC current for a gas switch. A resistor is not grounded and is equipped with 2 supplies and 2 measurements wires, the simulator only simulates a 2 wires connection.
- Two 300 mK thermal controls (1 prime and 1 redundant). A thermal control is a fixed $3 \text{ k}\Omega$ resistor supplied by a 100 μ A DC current. A resistor is not grounded and is equipped with 2 supplies and 2 measurements wires, the simulator only simulates a 2 wires connection.

The prime and redundant elements for the cooler are in cold redundancy.

SBCC measures the bias currents for 6 elements heaters. Those measurements are done every 1 second. They are converted into 8 bits numerical datas.

The simulations and measurements of the cooler electrical & thermal switches elements are depicted in Figure 9.

Cooler T° probe	Resistance Value (Ω)
Sorption pump temperature	120
(main & redon)	270
,	620
	1200
Evaporator heat switch temperature	180
(main & redon)	240
(main of rough)	390
	1200
	270
Thermal Shunt temperature	620
(main & redon)	910
	1200
	180
Sorption Pump Heat Switch temperature	240
(main & redon)	390
,	1200
	270
Evaporator temperature (main & redon)	20000
	56000
	130000


Table 1

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01

Issue: 03

Cooler: CERNOX temperature probe Simulation



Cooler: Simulation and measurement for a heater




Figure 9: Cooler electrical elements synoptic

3.2.4 Calibrator simulation and control measurement

There are 4 black bodies heaters (2 primes and 2 redundants) for the spectrometer:

- Two heaters (HS 4% spectro heater) are 200 Ω to 500 Ω resistors that are supplied with a 0 to 7 mA DC current. A resistor is not grounded and is connected with a 4 wires technique, the simulator only simulates a 2 wires connection..
- Two heaters (HS 2% spectro heater) are 200 Ω resistors which are supplied with a 0 to 9 mA DC current. A resistor is not grounded and is connected with a 2 wires technique.

There are 2 black bodies heaters (2 primes and 2 redundants) for the photometer:

• A heater (Photo point stim heater) is a 200 Ω to 500 Ω resistor which is supplied with a 0 to 7 mA DC. This current can change at the frequency of 5 Hz max. The resistor is not

HERSCHEL	,
SPIRE	

CEA- DSM/DAPNIA/SIS Ref: SIG-SPIRE-PDA-030-01 Issue: 03

grounded and is connected with a 4 wires techniques, the simulator only simulates a 2 wires connection.


The prime and redundant elements for the cooler are in cold redundancy.

SBCC has to measure:

- The DC bias currents for the 4 spectrometers black bodies. The measurements are converted into 8 bits numerical datas.
- The DC bias currents amplitudes for the 2 photometers black bodies. An amplitude measurement is converted into a 8 bits numerical data. A particular trigger can order this measurement (maximum speed: 5Hz)

Those measurements are done every 1 second in nominal condition.

Simulation and measurement for spectrometer black bodies



Simulation and measurement for photometer




Figure 10: Calibrators electrical elements synoptic

3.2.5 Thermometry simulation and control measurements

SBCC simulates the behaviour of CERNOX 1030 temperature probes that are used for thermometry applications in the FPU. The temperature probes for the cooler are not included in the thermometry – see cooler subsection.

HERSCHEL
SPIRE

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01

Issue: 03

There are 24 temperature probes CERNOX 1030 (12 primes and 12 redundants). Those temperatures probes are the same than ones describe for the cooler. See <u>Table 2</u>.

The prime and redundant elements for the cooler are in cold redundancy.

Figure 11 describes the simulations of one CERNOX temperature probe.

Simulation and measurement for a DC voltage CERNOX temperature probe 24 T° probes (12 primes and 12 redundants) Simulator

Figure 11: Thermometry electrical elements synoptic

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01 Issue: 03

Thermometry T° probe	Resistance Value (Ω)
SPIRE Opt. Bench temperature	47
	200
(main & redon)	390
	620
Spectrometer Det. Box temperature	270
(main & redon)	620
(main & reach)	1200
	2000
Photometer Det. Box temperature	270
(main & redon)	620
(,	1200
	2000
Optical SubBench temperature	82
(main & redon)	270
()	430
	620
HSFPU Input Baffle temperature	82
(main & redon)	270
(,	430
	620
BSM/SOB I/F temperature	91
(main & redon)	200
()	430
	620
BSM temperature	200
(main & redon)	300
(" " " " " " " " " " " " " " " " " " "	470
	620
SMEC temperature	200
(main & redon)	300
,	470
	620
SMEC/SOB I/F temperature	82
(main & redon)	270
· · · · · · · · · · · · · · · · · · ·	430
	620
Spect. Stimulus Flange temperature	120
	430 1000
(main & redon)	
	2000
HS Spect.4% temperature	91 150
(main & redon)	220
(mam & redon)	270
	91
HS Spect.2% temperature	150
(main & redon)	220
	270
	2/0

Table 2

HERSCHEL	FPU simulator specifications for	CEA- DSM/DAPNIA/SIS
SPIRE	DCU/SCU tests	Ref: SIG-SPIRE-PDA-030-01 Issue: 03


3.2.6 JFET heaters

SBCC simulates the behaviour of 9 resistors heaters for the JFET. A resistor is supplied by a 0V to -5V DC voltage and is not grounded. A resistor is connected with 2 wires.

SBCC measures the DC voltage for each heater. An amplitude measurement is converted into 8 bits numerical datas. Those measurements are done every 1 second.

Figure 12 describes the simulations and measurements of one JFET heater.

Simulation and measurement for the 9 JFET heaters



Heater type	R value
Heaters photomoters 1 to 6	1 kΩ
Heater spectrometer A	1 kΩ
Heater spectrometer B	2 kΩ
Heater T/C A	2 kΩ

Figure 12: Electrical JFET heater synoptic

HERSCHEL
SPIRE

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01 Issue: 03

3.3 Simulator software and working specifications

3.3.1 Generalities

The simulator includes a PC computer with a software which supervises SBCC work. SBCC simulator is depicted in **Figure 13**.

The main software features can be summarised in four points:

- 1. The software is developed with LABVIEW. The operating system is WINDOWS 2000.
- 2. The user's software interface allows the configuration of the two SBCC working modes. Those two modes are the stand-alone and slave modes.
- 3. The datas about the generated signals with SBCC are defined in an input file.
- 4. The measurements done by SBCC are saved in an output file.




Figure 13: SBCC simulator and software

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01

Issue: 03

3.3.2 The program

The program runs on a PC (the supervisor of the simulator).

The program allows the set up of the simulator core. That means you can download datas from the input file to the simulator core and assert a ready signal.

You can chose with this software between two functional modes: stand-alone or slave modes. A user's software interface includes several windows that allow the simulator configuration. It allows also the visualisation of the measurements done by the simulator when they are saved in a output file.

During a nominal test sequence, the programs gets measurements from the simulator core every on second. They are saved in an output file, and an acknowledge pulse is generated.

3.3.2.1 Stand alone mode

The simulated bolometers signals and the measurements begin after a software start command or an enable hardware signal when the ready is set.

In this mode, the simulator doesn't care about the test bench. The measurements and the simulated bolometers signals are periodically refreshed:

- The trigger1S is generated every one second to do "one second measurements". When measurements are done and saved, an acknowledge pulse is generated.
- The triggerBB is generated when a new black body measurement is done. In stand-alone mode, triggerBB equals trigger1S, black body measurements are part of "one second measurements".
- The triggerNB is generated when new bolometers signals are set.

The trigger SP is a spare signal.

3.3.2.2 Slave mode

The simulated bolometers signals and the measurements begin after the ready signal an enable hardware signal.

When the simulator receives a triggerNB or a software command, it set new bolometers signals according to the input file.

When the simulator receives a trigger1S, it performs measurements "one second measurements". When measurements are done and saved, an acknowledge pulse is generated.

When the simulator receives a triggerBB, it performs black bodies measurements. When measurements are done and saved, an acknowledge pulse is generated. TriggerBB has the priority on trigger1S.

The trigger SP is a spare signal.

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01 Issue: 03

3.3.3 The Input file

The Input file is an ASCII file that contains data to simulate such as impedance value of each bolometers or group of bolometers, impedance value of temperature probes ... You also choose between the photometer or the spectrometer.

A specific format for this file will be defined. The users of the simulator have to write or generate input files in agreement with this format. An input file example is shown below, it is only indicative.

The Input file can be send from the test bench to the simulator through the network.

```
-- comment
# date
# file name
#Photometer
0 -- active, 1 inactive
#group1
#subgroup1
-- identifier resistor_value_in_megaohm --in decimal--
bolo1 4,5 4,2 4,3
bolo2 4,5 4,3 4,3
boloN 5.2 5.2 5.1
#subgroup1
-- identifier resistor_value_in_megaohm --in decimal--
therm1 4,5 4,5 4,5
thermN 4,5 4,5 4,5
#Spectrometer
1 -- inactive, 0 active
#group1
#subgroup1
-- identifier resistor_value_in_megaohm --in decimal--
bolo1 4,5 4,2 4,3
bolo2 4,5 4,3 4,3
boloN 5,2 5.2 5.1
#end
```

3.3.4 Output file

This is an ASCII file that contains results of measurements such as bias voltage and frequency, power supplies...

This file is generated by the simulator. A user can get this file through the network. An output file example is shown below, it is only indicative:

```
--comment
# date
# file name

--first acquisition
#1
identifier value-
bias_volt 4,5 4,2 4,3 0 0 0 -- in V
bias_freq 200 180 250 0 0 0 - in Hz
jfet_power_supply 3,2 ... -in volt
```

FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01 Issue: 03

```
DC_temperature_probe 1,1 1,1 1,3 1,4 0 0 0 – in μVDC_temperature_probe X Y – in A
Heaters_current 33 32 12 35 1.1 1.2 .... – in mA
DC_black_body_current 0,3 0,4 0,5 0,7 ... – in mA
JFET_heaters 1.2 .... in mA

--acquisition number n
#N
identifier value-
bias_volt 4,5 4,2 4,3 0 0 0 –- in V
bias_freq 200 180 250 0 0 0 – in Hz
jfet_power_supply 3,2 .... – in volt
DC_temperature_probe 1,1 1,1 1,3 1,4 0 0 0 – in μVDC_temperature_probe X Y – in A
Heaters_current 33 32 12 35 1.1 1.2 ... – in mA
DC_black_body_current 0,3 0,4 0,5 0,7 ... – in mA
JFET_heaters 1.2 .... in mA

#end
```

HERSCHEL
SPIRE


CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01 Issue: 03

3.4 Simulator mechanical specifications and EMC

The explanations given in this subsection are only indicative and result from a worst-case analysis. It does not mean the simulator is going to be exactly package according to those explanations. The goal is to lay down a principle.

The simulator is packaged in an enclosure of:

- height = 1400 mm = 29 U (1U = 44,45 mm)
- width = 600 mm (for 19"standard chassis)
- depth = 800 mm



FPU simulator specifications for DCU/SCU tests

CEA- DSM/DAPNIA/**SIS** Ref: SIG-SPIRE-PDA-030-01

Issue: 03

The simulator enclosure includes:

- A PC computer chassis Size = 4U to 6U, 19".
- A PXI, VME, VXI etc ... chassis- Size = 4U to 6U, 19".
- A chassis dedicated to analog custom subsystems of the simulator Size = 6U, 19".
- A chassis dedicated to wiring interface with DCU/SCU Size = 6U, 19".
- Two ventilators chassis to cool the simulator enclosure Size = 2U, 19" for one ventilators chassis.

All the chassis are consistent with standard EMC rules.

The simulator enclosure is mounted on 4 rollers to be moved easily.

The computer screen, the keypad and the mouse stand on the side of the simulator enclosure, on a table provided by the user's simulator. There are not inside the enclosure.

The simulator is supplied with 220 V / 50 Hz.

A view of the simulator enclosure is depicted in **Figure 14**. The enclosure organisation is consistent with standard EMC rules.

4 Documentation

A user manual and a logbook will be delivered with each SBCC simulator.