

Systems Team Meeting

Caltech

19 May 1999

Viewgraphs

Summary of actions			
Number	Responsible	Action	Due
1	CRC	Include all relevant people in forthcoming System Team teleconferences to address critical issues for PDR.	
2	KJK	Write note to Steering Group making formal recommendation on warm electronics architecture	May 26
3	MJG	Distribute this note to Steering Group and set up meeting/teleconference to make decision.	June 7
4	WKG + J-PB	Provide advice on what elements of arrays need to be preserved in the event of partial failure (e.g. squares, strips?)	June 20
5	BMS	Decide on number of calibration sources (in consultation with MJG, J-P B, SHM, et al.)	June 20
6	CRC	Analyse and document critical cryoharness wires	June 20
7	J-LA	Consider options for redundancy in warm electronics esp. DPU-DRCU connection.	Next Systems Mtg.
8	J-LA	Update warm electronics model table in the light of possible decision on deletion of SPU.	
9	BMS, MJG, CRC	Define what level of thermal analysis is needed for the July PDR.	May 27
10	MJG	E-mail Thomas Passogel about status of warm electronics power availability	June 1
11	BMS	Raise Mech. design drawings for IID-B at May 27 Structure meeting	May 27
12	KD	Raise alignment and stability requirements for IID-B at May 27 Structure meeting	May 27
13	MJG, BMS, CRC	Define plan for thermal model treatment at PDR by May 27th Structure meeting	May 27
14	Array groups: JJB, GV, LR	Comment on proposed CEA grounding scheme	June 15
15	Array groups: JJB, GV, LR	Provide information on frequency plan to CRC	June 15
16	KJK, MSSL, KD	Provide notes on EGSE, MGSE and OGSE for IID-B to CRC	June 15
17	GV	Provide BAU design to CRC by mid-June	June 15
18	All Systems	Review Scientific Pointing Modes Document and provide input (requirements/questions) to MJG prior to the meeting.	June 5
19	Team members		
20	MJG	Include discussion of how instrument sensitivity and simulations are to be included in PDR Phase 1 in Det. Mtg. Simulations session	May 20
21	LV	Draw up draft of autonomy requirements for IRD BMS can then transfer it into IRD form	June 20
22	CRC	Write section on EMC for IRD and send to BMS	June 20
23	KJK	Provide input on redundancy to BMS	June 20
24	CRC	Provide input on FPU internal harness and budgets requirements to BMS	June 20
25	KJK	Write draft of Instrument Operations section in consultation with MJG, project scientists etc.	June 20
	MJG, CRC, BMS, KJK	Review draft IRD	June 27

25	MJG	Write to Co-Is emphasising the need for Institute Project Managers to provide KJK with essential information and to regard deadlines seriously	May 26
26	All Institute PMS	Draw up table of deliverables for subsystems and models	June 11
27	All Institute PMS	Provide Subsystem Development Plans	June 11

Agenda:

Chairman: Morning – Ken King

Afternoon - Colin Cunningham

9:00	Introduction and aims of meeting	Matt
9:05	Agree Agenda	Colin
9:15	Warm Electronics Architecture	Louis
9:30	Review of options	Jean-Louis
10:30	Draw up table of pros & cons	
10:45	Agree recommendation	Matt
11:15	Models vs. part grade	Louis
11:30	Reliability	Louis
	Risk analysis philosophy	Louis
	Redundancy – Science drivers	Matt
12:30	LUNCH	
13:30	Overall Opto-mechanical systems design	Bruce
13:50	FTS systems design	Bruce
14:00	Thermal system design - Plan for PDR	Colin
14:10	Telescope Interface – What is missing from the IID-B for the July ESTEC meeting?	Colin
14:20	Interaction with AOCS (Esp. peak-up)	Matt
14:30	Wiring and Connectors – requirements for IRD	Colin
14:45	Thermal and Mass Budgets	Colin
15:00	Instrument Requirements Document Review	Bruce
15:30	Instrument Development Plan Review	Ken
16:30	Interface Control Plan Review	Colin
17:00	Review Actions from this and previous meetings	Colin
17:15	Review Aims of Meeting	Colin
17:30	Close	

Electronics Block Diagram





FIG. 1/SPiRE

WARM ELECTRONICS CONFIGURATION vs DETECTOR OPTION



FIRST/SPiRE

LIST OF QUESTIONS

- **SPECTROMETER DATA PROCESSING**
 - DECIMATION / CONVOLUTION : DETAILS
 - SAMPLING RATE : UP TO 200 / S
 - POST-SPU DATA RATE
- **ASIC ELECTRONICS INTEGRATION**
 - FPGA : RELIABILITY ASPECT (144 FPGA TOTAL X 100 PINS!)
 - FPGA POWER CONSUMPTION : REALLY SO LOW ?
 - FPGA → ASIC : TO BE ANALYSED
 - MORE DETAILED FUNCTIONNAL DIAGRAM (WITH BUS WIDTH+FREQUENCY) FOR GATE NUMBER ESTIMATION USING VHDL DESCRIPTION
 - RELATION BETWEEN PRIMARY FRAME RATE AND ADC SAMPLING RATE
- **JPL ELECTRONICS**
 - DATA PROCESSING : FILTERING / DEMODULATION
 - DEMODULATION IN HARDWARE
 - CEA/SAP : A → D CONVERTER (16-BITS OR MORE) FOR SPACE APPLICATION STUDY STARTED
- **PHOTOMETER DATA PROCESSING**
 - POST-SPU DATA RATE IN BEAM STEERING MODE
- **CHOPPER DESIGN**
 - WHO DESIGN WHAT MECHANISM (ELECTRONICS) ?

FIRST SPIRE

SPIRE DETECTOR READOUT INTERFACING (1)

- PHOTOMETER : CURRENT FRAME RATE IS 40 Hz (DERIVED FROM FT'S CONSTRAINTS)

NOTE : THIS FRAME RATE IS REDUCED TO 10 Hz BY CO-ADDING 4 SUCCESSIVE FRAMES (SEE "SPIRE DATA RATE" NOTE FROM MG & BS) IN BOTH CHOP AND BEAM STEERING MODES.

1- FOR GSFC/NIST OPTION SINCE PRIMARY FRAME RATE IS 20000/S CO-ADDITION IS ALREADY FORESEEN AT THE ANALOG SIGNAL PROCESSING ELECTRONICS LEVEL :

- POSSIBILITY TO CO-ADD 2000 FRAMES DIRECTLY TO OBTAIN A 10 Hz FRAME RATE ?
- FRAME ACCUMULATION IS TRIGGERED BY AN EXTERNAL PULSE SIGNAL (E.G. FROM STEERING MIRROR CONTROLLER)
- ROW CONTROLLERS SHALL GENERATE A *FRAME READY* PULSE WHEN A CO-ADDED FRAME IS READY FOR TRANSFER TO SPU OR DPU

2- FOR CEA OPTION SIGNAL INTEGRATION IS PERFORMED TO ACHIEVE A 40 Hz FRAME RATE :

- POSSIBILITY TO REDUCE DOWN TO 10 Hz HAS TO BE EVALUATED
- FRAME READOUT IS TRIGGERED BY AN EXTERNAL PULSE SIGNAL (SAME AS ABOVE)
- DETECTOR SEQUENCERS SHALL GENERATE A *FRAME READY* PULSE WHEN FRAME IS READY FOR TRANSFER TO SPU OR DPU

FURST/SPIRE

SPIRE DETECTOR READOUT INTERFACING (2)

3- FOR JPL OPTION FRAME RATE IS 7000/S DUE TO LARGE OVERSAMPLING (SEE FAX ... FROM JB) :

- SPU IS PROBABLY NOT ABLE TO HANDLE CONTINUOUS DATA FLOW
- POSSIBILITY TO INTRODUCE DATA PRE-PROCESSING IN THE ANALOGUE SIGNAL PROCESSING ELECTRONICS TO BE ANALYSED (SEE PROPOSAL)
- BOLOMETERS MODULATION SHALL PROBABLY BE SYNCHRONISED WITH CHOPPER MOTION
- CLOCK GENERATOR SHALL GENERATE A FRAME READY PULSE WHEN FRAME IS READY FOR TRANSFER TO SPU OR DPU

• SPECTROMETER

NOTEW : DOCUMENT "BASELINE FTS OPERATING PARAMETERS" FROM BS GIVES THE FOLLOWING FRAME RATES FOR AN OVER SAMPLING FACTOR OF 5 :

- 133 Hz FOR 12x12 ARRAY
- 200 Hz FOR 16x16 ARRAY

COMMENT : DO WE REALLY NEED 2 DIFFERENT FRAME RATES ?

• GSFC OPTION : NO SPECIFIC PROBLEM - PRIMARY FRAME ACCUMULATION IS ADAPTED TO THIS FRAME RATES (RESPECTIVELY 150 & 100 FRAMES HAVE TO BE ACCUMULATED).

17/08/99

FIRST/SPiRE

SPiRE DETECTOR READOUT INTERFACING (3)

- FRAME ACCUMULATION IS TRIGGERED BY AN EXTERNAL PULSE SIGNAL (FROM FTS MIRROR CONTROLLER)
- ROW CONTROLLERS GENERATE A FRAME READY PULSE WHEN A CO-ADDED FRAME IS READY FOR TRANSFER TO SPU OR DPU
- CEA OPTION : SIGNAL INTEGRATION HAS TO BE REDUCED (SPECTROMETER ANALOGUE ELECTRONICS IS NO MORE IDENTICAL TO PHOTOMETER).
 - IMPACT ON CONCEPT & POWER CONSUMPTION TO BE ANALYSED
 - SYNCHRONISATION CONCEPT AS FOR PHOTOMETER
- FUL OPTION : 100 Hz MODULATION MAY BE INCOMPATIBLE WITH SUCH FRAME RATES
 - POSSIBILITY TO INCREASE MODULATION FREQUENCY TO BE ANALYSED

FIRST/SPIRE

SPIRE Analog Signal Processing Output Rates (JPL Option)

Photometer :

Focal Plane Configuration	Number of pixels	Pixel Sampling Rate (Hz)	Number of Bits	Data Rate (16-bit words/s)	Data Rate (Mbits/s)
FOV = 4 x 4 2- λ feed-horn	117	7000	16	$0.8 \cdot 10^6$	13.1
FOV = 4 x 8 1- λ feed-horn	468	7000	16	$3.3 \cdot 10^6$	52.4

• Even if DRCU and SPU interface by parallel data transfer (16-bit words) the data rate of the "468 pixels" option should be difficult to handle with a microprocessor clocked at 10 or 20 MHz (even if it's a DSP !).

➔ DATA RATE REDUCTION (IN THE DRCU) IS HIGHLY RECOMMENDED !

Solutions to be investigated :

- Reduction of the over sampling (in that case the demodulation is still implemented by software)
- Demodulation is performed analogically by the analog signal processing
- Demodulation is performed digitally by hardware (based on FPGA - see proposal) by the analog signal processing

FIRST/SPIRE

THE ERC32 PROCESSOR (I)

• ERC32 IS AN EUROPEAN PROJECT FOR DEVELOPING A 32-BIT PROCESSOR COMPATIBLE WITH SPARC V7 FOR SPACE APPLICATIONS

• THIS PROGRAM INVOLVES :

- ESA
- TEMIC
- MATRA MARCONI SPACE
- SES (SAA3)
- ...

• A CHIP SET IS CURRENTLY AVAILABLE FROM TEMIC IN RAD-TOLERANT (UP TO 40 KRAD) VERSION

• MONOCHIP VERSION IS PLANNED BY END OF 99 (SPACE GRADE)

→ MATRA MARCONI SPACE HAS DESIGNED THE "COMMON PROCESSOR BOARD" FOR THE COLUMBUS PROGRAMME

THIS BOARD INCLUDES :

- TEMIC ERC32 CHIP SET
- 2, 4 OR 8 MBYTES OF EDAC PROTECTED STATIC RAM
- 1, 2, 3 OR 4 MBYTES OF FLASH PROM
- CLOCK & WATCHDOG GENERATOR
- INTERRUPT CONTROLLER
- VME INTERFACE / SERIAL INTERFACES
- 9 MIPS / 2 MFLOPS @ 14 MHz

PERFORMANCES :

FUJITS/SPIRE

THE ERC32 PROCESSOR (2)

OPERATING SYSTEM : - Real Time OS32 BASED ON VxWORKS (FROM WIND RIVER SYSTEMS)
TYPICAL POWER CONSUMPTION : 10 W

BOARD IS AVAILABLE IN 3 VERSIONS : - PROTOTYPE (FOR SOFTWARE DEVELOPMENT)
- ENGINEERING MODEL
- FLIGHT MODEL


• A PRELIMINARY ANALYSIS (BASED ON MMS DATA) SHOWS THE BOARD IS COMPLIANT WITH SPIRE RADIATION ENVIRONMENT (TBC)

• STANDARD EEE PART QUALITY : MIL-B (INSTEAD OF SCC B)

• COST : - 500 KF FOR MIL-B COMPONENT GRADE
- 1.1 MF FOR HI-REL COMPONENT GRADE

→ THE PROBLEM OF EEE PART QUALITY HAS TO BE DISCUSSED WITH ESA IN ORDER TO DEFINE AN ACCEPTABLE INTERMEDIATE QUALITY LEVEL

COMMON PROCESSOR BOARD




MATRA MARCONI SPACE developed in the frame of the COLUMBUS programme a Common Processor Board (CPB). This board is a VME board which provides the central processing capability to on-board computers for space applications.

The CPB is based on a SPARC™ architecture. It is typically used as the slot 1 system controller of a VME computer but can also be configured to operate as a VME master for multiprocessing applications.

Its RAM is protected by Error Detection And Correction. The FlashPROM includes a boot firmware and can be user-programmed to store additional application software. The CPB can be provided with different RAM/PROM configurations.

The CPB is supported by a commercial off-the-shelf real-time POSIX operating system with a C and Ada cross-development environment.

MATRA MARCONI SPACE



CPB Block diagram

TECHNICAL FEATURES

Microprocessor	Radiation tolerant ERC32 chip set, compatible with SPARC™ v7
Memory	2, 4 or 8 Mbytes SRAM protected by EDAC 1, 2, 3 or 4 Mbytes FlashPROM
Performance	9 MIPS Integer / 2 MFLOPS
VME Interface	IEEE/ANSI std 1014-1087 compliant VME system controller : master, power monitor, bus timer, interrupt handler, bus arbiter, IACK daisy-chain driver. Supports A24:A16 / D32:D16:D8 data transfer modes.
Serial Interface	2 x EIA-RS-422 serial ports (9600 bps)
Operating system	Real time OS32, based on vxWorks™ v5.3.1
Software development environment	Tomado™ v1.0.1
Power	+5V, typ. 2A / +12V, typ 0.04A (for FlashPROM reprogramming)
Mechanical	6U VME conduction cooled board
Mass	< 600g
EEE part quality level	MIL-B or equivalent
Reliability	Failure rate < 6000 fits (MIL-HDBK-217F, Notice 1, SF environment, average PCB temperature = 55°C)

SPARC is a trademark of Sun Microsystems, Inc.
vxWorks is a trademark of Wind River Systems, Inc.
Tomado is a trademark of Wind River Systems, Inc.

OCTOBER 1998
Subject to change without notice

SYSTEM REDUNDANCY PHILOSOPHY: WARM ELECTRONICS

- BUFFER AMPLIFICATION UNIT OR JFET BOX:
Thermometers, biases, heaters. | double wins!
- DR/CD
- PHOTOMETER ARRAYS: Analog signal processing boards NON REDUNDANT. Frame-sequencer? *Redundancy*
- SPECTROMETER ARRAYS: Analog Signal processing boards NON REDUNDANT. Frame-sequencer? *Redundancy*
- CHOPPER MECHANISM BOARD:
Two units fully redundant in one board bases
- FTS MECHANISM BOARD:
Two units fully redundant in one board bases
- SPU
fully redundant in two boards
- IDPU
fully redundant in two boards
- THERMOMETRY:
- SHUTTER MECHANISM:
- PHOTOMETER CALIBRATION SOURCE:
- SPECTROMETER CALIBRATION SOURCE:

interface? address note subject

SYSTEM REDUNDANCY PHILOSOPHY: FOCAL PLANE UNITS

- THERMOMETRY:
 - Cooler (2), Focal plane 300 mK (5). Calibration sources (2), ~~Chopper & FTS mechanism~~ (2), 2 K stage, 4 K stage.
- COOLER
 - 8 wires. 4 wires. 2 sensors + 4 fans.
 - Charcoa pump/heater thermal switches heaters(2)
- PHOTOMETER ARRAYS:
 - Biases, clocks signals. \rightarrow double circuits
- SPECTROMETER ARRAYS:
 - Biases, clocks, signals.
- CHOPPER MECHANISM:
 - Drive Power, position sensors \rightarrow safe lead. position!
- FTS MECHANISM:
 - Drive power, position sensor (FTS sampling) \rightarrow ask redundancy.
- SHUTTER MECHANISM:
 - Actuator power, release sensor 2 ind. coils in the mech.
- PHOTOMETER CALIBRATION SOURCE:
 - Source power Wires doubled.
- SPECTROMETER CALIBRATION SOURCE:
 - source power (compensation) (diff. colour sensors.)

SYSTEM REDUNDANCY PHILOSOPHY: WARM ELECTRONICS

- BUFFER AMPLIFICATION UNIT OF JFEET BOX:
Thermometers, biases.
- DFE CU
- PHOTOMETER ARRAYS:
Analog Signal processing boards: NON REDUNDANT. Frame sequences ?
- SPECTOMETER ARRAYS :
Analog Signal processing boards: NON REDUNDANT. Frame sequences ?
- CHOPPER MECHANISM BOARD:
Two units fully redundant. in one board biases
- FTS MECHANISM BOARD:
Two units fully redundant. in one board biases
- CPU
fully redundant in two boards
- DDFU
fully redundant in two boards
- THERMOMETRY:
- SHUTTER MECHANISM:
- PHOTOMETER CALIBRATION SOURCE:
- SPECTROMETER CALIBRATION SOURCE:

SYSTEM RISK ANALYSIS: FOCAL PLANE UNITS

- THERMOMETRY:

Cooler (1), Focal plane 300mK (5), Calibration source^{Green} (2), chopper & FTS mechanism (2), 2 X stage, 4 K stage.

- COOLER:

Charcoa pump heater, thermal switches heaters (2)

- PHOTOMETER ARRAYS:

Bases, clocks, signals.

- SPECTROMETER ARRAYS:

Biases, clocks, signals.

- CHOPPER MECHANISM:

Drive Power, position sensors

- FTS MECHANISM:

Drive power, position sensor (FTS sampling)

- SHUTTER MECHANISM:

Actuator power, release sensor


- PHOTOMETER CALIBRATION SOURCE:

Source power

(operated in space?)

- SPECTROMETER CALIBRATION SOURCE:

source power (if compensation)



Dev Risk

OPTION A

1/Fs

MANUAL

S/W DEV

Int. & Test

Resources

Reliability

Management

Data Processing (FFT) may be easier

Possibly Faster (built in FFT)

Dev Card available earlier

OPTION C


Less 1/Fs (Electrical)
(Mechanical)

S/W developed by 1 group
Common Tools for SW/DEV S/W
Knowledge of S/W tools already available
Lowest Logic Processor

2 units to integrate rather than 3
(Less ESSI / SMC) - lower risk

Fewer some resources (Mass Power)

Less cards required
Less 1/Fs
Qualified for ISS
Easier reworking
1 less group involved

 Will Go Here	SPIRE	Ref: SPIRE-RAL-MOM-mm Issue: 00 Date: 14/05/99 Page: 1 of 4
	Topographical map of the instrument B.Swithyard	


Introduction

In this note the order of the optical components in each of the instrument channels (photometer and spectrometer) is given and naming convention for the optical components is proposed (tables 2 and 3). A mass estimate is given in the form of a spread sheet tabulation (table 3) and the topological distribution of the elements of the instrument hardware is shown for the photometer (figure 1) and spectrometer (figure 2).

Tabulation of SPIRE optical elements


Notes:

- All components in the optical chain are given a four-letter code, with additional characters to designate multiple components of the same type.
 - First letter C ⇒ Common component (used by both photometer and spectrometer)
 - First letter P ⇒ Photometer component
 - First letter S ⇒ Spectrometer component
- Photometer arrays:
 - SW = 250 μm array
 - MW = 350 μm array
 - LW = 500 μm array
- Spectrometer arrays:
 - Band S = 200-300 μm array
 - Band L = 300-670 μm array



Topological layout of mass on "spectrometer" side of SPIRE instrument - read in conjunction with spreadsheets.

FIGURE 2



**Topological layout of masson "photometer" side of SPIRE
Instrument - read in conjunction with spreadsheet and filter table.
Figure 1**

Logo
Will Go Here

SPIRE

Topographical map of the instrument

E.Swinyard

Ref: SHRE-BAL-MOM-nmm

Issue: 00

Date: 14/05/99

Page: 2 of 4

Order of optical elements in the SPIRE photometer			
Number	Component ID	Temp.(K)	Description
1	CFIL-1	11	Input filter on 11-K box
2	CFIL-2	4	Edge filter over entrance to 4-K box
3	CIPM	4	Common instrument input mirror
4	CBSM	4	Common mirror at pupil (Beam Steering Mirror)
5	CRIM	4	Common reimaging mirror
6	IFMR	4	Field mirror
7	FOPR-1	4	Optical relay input mirror
8	FOPR-2	4	Optical relay second mirror
9	FFIL-3	2	Edge filter at 2-K box entrance (upil)
10	FOPR-3	2	Optical relay output mirror
11	FDIC-1	2	First dichroic (reflects $\lambda > \text{TBD}(\mu\text{m})$)
12	FDIC-2	2	Second dichroic (reflects $\lambda > \text{TBD}(\mu\text{m})$)
13	PFLW	2	Plane fold mirror for LW array
14	PFSW	2	Plane fold mirror for SW array
15	PFIL-4S, PFIL-4M, PFIL-4L	0.3	Bandpass filters over SW, MW, or LW arrays
16	PFIL-5L, PFIL-5M, PFIL-5L	0.3	Blocker filters over SW, MW or LW arrays

Table 1: Order and nomenclature for photometer optical components

Logo
Will Go Here

SPIRE

Topographical map of the instrument
BSwinyard

Ref: SPIRE-RAL-MOM-nnan
Issue: 40
Date: 14/05/99
Page: 3 of 4

Order of optical elements in the SPIRE FTS			
Number	Component ID	Temp (K)	Description
1	CFIL-1	11	Input filter on 11-K box
2	CFIL-2	4	Edge filter over entrance to 4-K box
3	CPM	4	Common instrument input mirror
4	CBSM	4	Common mirror at pupil (Team Steering Mirror)
5	CRIM	4	Common reiraging mirror
6	SOM	4	Spectrometer field pick-off mirror
7	SFM-A or SFM-B	4	Input Fold mirror in arm A or B
8	SCOL-A or SCOL-B	4	Collimator for arm A or B
9	SED-1	4	Beam divider 1 (common to both arms)
10	SFM1-A or SFM1-B **	4	First Fold mirror in arm A or B
11	SETP-A or SRTF-B **	4	Roof-Top mirror in arm A or B
12	SFM2-A or SFM2-B	4	Second Fold mirror in arm A or B
13	SED-2	4	Beam divider 2 (common to both arms)
14	SCAM-A or SCAMB	4	Camera mirror in arm A or B
15	SFIL-3S or SFIL-3L	2	2-K filters at entrance to 2-K box (pupil)
16	SOFM-A or SOFMB	4	Output Fold mirror in arm A or B
17	SFIL-4S or SFIL-4L	0.3	Bandpass filters over Band S and Band L arrays
18	SFIL-5S or SFIL-5L	0.3	Blocking filters over Band S and Band L arrays

Table 2: Order and nomenclature for spectrometer optical components

Mass estimate of new photometer spectrometer layout using mirror sizes +20% and aspect ratio of 6:1 for small mirrors and 12:1 for big ones.

Photometer Hardware:									
Mirrors	Est. Mass	Temp	Size y or Diam	Size z	Area (cm ²)	Volume (6:1)	Raw Mass	Adopted Mass	
CIPM (M3)	212	132	4	54	71.28	156.816	423.4032	212	
CBSM (M4)	12	4	32		8.042477	4.28932117	1.58117	12	
CRIM (M5)	496	4	161	85	136.85	367.2141667	991.4789	496	
PFMR (M6)	32	4	51		13.77	11.7045	3.60215	32	
POPR-1 (M7)	313	4	118	100	118	232.0666667	626.53	313	
POPR-3 (M8)	75	4	60		28.27433	28.27433389	76.3407	76	
PFLW (M9)	315	2	112	112	125.44	234.1546667	632.2176	316	
PFSW (Fole)	97	2	60	60	36	36	97.2	97	
Flies									
CFIL-1	50	15							
CFIL-2	50	4							
PFIL-3	50	2							
PDIC-1	50	2							
PDIC-2	50	2							
Detectors									
3 array's	1500								
Thermal Straps									
4-K	300	4							
2-K structure	300	2							
2-K cooler	300	2							
Cooler	500	4							
Cooler	500	2							
Thermal Straps									
Baffles									
4-K Baffles	500	4							

2-K Baffles	200	2											
Harness													
Array Harness 800	400	4											
The rest of the harness 200	100	4											
Chopper													
BSM Mechstructure	500	4											
Shutter													
Shutter meci and mount	200	4											
Total / tot.	7200												
Spectrometer hardware:													
Mirrors	Est. Mass	Temp	Size, yor Diam	Size z	Area (cm2)	Volume (6:1)	Raw Mass	Adopted Mass					
SFPM	7		22	30	6,6	2,42	6,534	7					
SFM-A	32	4	45		15,90431	11,92823461	32,20623	32					
SCOL-A	168	4	78		47,78362	62,11871155	167,7205	168					
SCOL-B	168	4	78		47,78362	62,11871155	167,7205	168					
SFMI-A and SFME-A	89	4	60	55	33	33	89	89					
SFMI-B and SFM-B	89	4	60	55	33	33	89	89					
SKTP-A	95	4	42	120	50,4	35,28	95,256	95					
SKTP-B	95	4	42	120	50,4	35,28	95,256	95					
SCAM-A	168	4	78		47,78362	62,11871155	167,7205	168					
SCAM-B	168	4	78		47,78362	62,11871155	167,7205	168					
Filters													
SBD1	50	4											
SBD2	50	4											
SFIL-3S	50	2											
SFIL-3L	50	2											
Detectors													
2 arrays	600	2											
Baffles													
2-K Baffles	200	2											
Mechanism													



Will Go Here
Logo

SPIRE
Topographical map of the instrument
B.Swinyard

Ref: SPIRE-RAL-MOM-uuuu
Issue: .00
Date: 14/05/99
Page: 6 of 4

Structure	400	4						
Major	500	4						
Calibration source								
Source and mount	200	4						
Total Spectrometer	3178							
Total Hardware	10379.1							
Total with cont.	12455							
Covers:								
Area 2-K	x	Y	Z	Thick	Mass			2-K Mass
Area 4-K	25	25	35	4750	0.1			3460
Area 5-K	43	38	66	13960	0.1			900
Area 15-K	44	41	69	12509	0.01			4360
Total HW+Covers	15769			Phot 4K	3740 Phot 2K			3460
With contingency	18522			Spect 4K	2328 Spect 2K			900
JPE's Box (300 jets)	2000			Total HW 4K	6068 Total HW 2K			4360
With contingency	2400			Total HW + Cover	9837 Total HW + cover			5643
What we sold ESA	34000			Total with cont.	11805			6771
With contingency	40800							
Structure Alloc.	16231							
With contingency	19478							

Table 3: Spread sheet for mass estimates




**Peter Ade thinks
of a good filter
specification
for SPIRE**

C.R. CUNNINGHAM

GAPS in the IID-B

- 1) MECHANICAL INTERFACE DWG.
MSSL LF 27 MAY
STAGE
- 2) ALIGNMENT & STABILITY REQUIREMENTS
LAS LF
STAGE 27 MAY
- 3) THERMAL MODEL
CRC, BRUCE, MATT 27 MAY
- 4) WARM ELECTRONICS POWER (ISOW 1)
MATT BRUCE T. PASOVOGEL
- 5) GROUNDING & BONDING
VALIDATION OF DESIGN
- 6) ATTITUDE & ORBIT CONTROL/POINTING
- 7) EMC & FREQUENCY PLAN
DRAFT DETECTOR GROUPS MID JUNE
COMMENT ON CBA & GROUNDING PLAN " "
- 8) EGSE, MGSE, OGSE
NOTES BY KEN, MSSL, KJETIL
MID JUNE
- 9) BAV THERMAL DESIGN
& MODEL
GSPC BY MID JUNE

SEITE GROUNDING D-DIAGRAM





5.9.1.2 Thermal table FSFPU

There are presently 3 versions under consideration.

5.9.1.2.1 CEA and GSFC arrays (4x4 or 4x8 arcminutes FOV)

Temp. Stage	Item	CEA/TES			
		Standby	OFF	PHOT	SPEC
"15-K"		0	0	0	0
"4-K"	Wires	1.1	1.1	1.1	1.1
	Radiation	0.6	0.6	0.6	0.6
	Mechanisms	0.0	0.0	2.0	7.4
	Structure	2.0	2.0	2.0	2.0
	Total	3.7	3.7	5.7	11.1
"2-K"	Wires	0.1	0.1	0.1	0.1
	Dissipation	2.0	0.0	2.0	2.0
	Cooler	1.0	1.0	1.0	1.0
	Structure	1.0	1.0	1.0	1.0
	Total	4.1	2.1	4.1	4.1

Note: 'Standby' with detectors and cold read-out on, ready to start observation, but mechanisms stopped.

5.9.1.2.2 Feed-horn array (150 bolometers, 4x4 arcminutes FOV)

Temp. Stage	Item	Feedhorn (150 dets)			
		Standby	OFF	PHOT	SPEC
"16 K"	JFET Box	20	0	20	5
"4-K"	Wires	1.1	1.1	1.1	1.1
	Radiation	0.6	0.6	0.6	0.6
	Mechanisms	0.0	0.0	2.0	7.4
	Structure	2.0	2.0	2.0	2.0
	Total	3.7	3.7	5.7	11.1
"2-K"	Wires	0.1	0.1	0.1	0.1
	Dissipation	0.0	0.0	0.0	0.0
	Cooler	1.0	1.0	1.0	1.0
	Structure	1.0	1.0	1.0	1.0
	Total	2.1	2.1	2.1	2.1

Either Photometer or Spectrometer JFETS are switched on in STANDBY mode, and switched off in OFF mode. Average power in OBSERVING mode can be calculated assuming JFETS for photometer can be turned off when spectrometer is in operation, and vice versa.

4 K heatloads assume 15 K level is 11K

** Excludes conducted and dissipative heatloads from cryo harness connecting to 300 K level.

5.9.1.2.3 Feed-horn array (300 bolometers, 4x8 arcminutes FOV)

Temp. Stage	Item	Feedhorn (300 dets)			
		Standby	OFF	PHOT	SPEC
"15-K"	JFET Box	40	0	40	10
"4-K"	Wires	1.1	1.1	1.1	1.1
	Radiation	0.6	0.6	0.6	0.6
	Mechanisms	0.0	0.0	2.0	7.4
	Structure	2.0	2.0	2.0	2.0
	Total	3.7	3.7	5.7	11.1
"2-K"	Wires	0.1	0.1	0.1	0.1
	Dissipation	0.0	0.0	0.0	0.0
	Cooler	1.0	1.0	1.0	1.0
	Structure	1.0	1.0	1.0	1.0
	Total	2.1	2.1	2.1	2.1

Either Photometer or Spectrometer JFETS are switched on in STANDBY mode, and switched off in OFF mode. Average power in OBSERVING mode can be calculated assuming JFETS for photometer can be turned off when spectrometer is in operation, and vice versa.

4 K heatloads assume 15 K level is 11K

** Excludes conducted and dissipative heatloads from cryo harness connecting to 300 K level.

*** Includes dissipation of ³He refrigerator when operating. Recycle mode dissipates 90 mW (TBC) for 2 out of every 48 hours.

5.9.1.3 Thermal Model FSBAU

TBD. Thermal design of the BAU is ESA responsibility.(TBC)**Thermal Table FSBAU**
 TDD

5.9.2 Outside cryostat

Project code	Instrument unit	Power dissipation (W)
FSBAU	Buffer Amplifier Unit	2.5 (TBD) *

* Average may be lower if thermal and electronic design allows it to be switched off when inactive.

5.9.3 On SVM

The table below shows the heat dissipation of the units mounted on the SVM:

STATUS OF IRD

SYSTEMTEAM
13/10/99 CALTECH

2. INSTRUMENT OVERVIEW + TOP LEVEL (SIZ)
REQS WRITTEN AS DRAFT
3. MODEL RULINGDOWN + DUAL REQS IN DRAFT
VER VERIFICATION REQS NOT WRITTEN
SAFETY REQS NEED WORK
AUTONOMY REQS NOT WRITTEN
RELIABILITY + REDUNDANCY NEEDS WORK
EMC NOT WRITTEN - REDUNDANCY REQUISITE
* FLIGHT OPS SKETCHED IN - NEEDS DETAILING
INSTRUMENT
4. GLOBAL BUDGETS NEED INPUTTING
COMMON STRUCTURE IN DRAFT
3He IN DRAFT
SHUTTER NOT INPUT - DOC EXISTS
HARNESS NEEDS WORK
PHOTOMETER - ALL SUBSYSTEMS REQS IN DRAFT
SPECTROMETER - DETECTORS NEEDS INPUTTING
CAL SOURCE NEEDS INPUTTING
5. ~~WARM ELECTRONICS~~
⇒ SEPARATE DOCUMENT DISTRIBUTED
BY JLA
6. ~~AU FAB~~ - NOT STARTED

SPiRE Instrument Development Plan

- **Purpose:**

- *What is being Developed?*

- Instrument models
 - Instrument Breakdown to subsystems
 - Subsystem development

- *How is it being Verified ?*

- Subsystem Verification
 - Instrument Verification
 - Test Facilities

- *When will it be provided*

- ESA Schedule
 - SPiRE Schedule

- *How will it be operated*

19 May 1999

Systems Team meeting, JPL

SPiRE Instrument Development Plan

- **Instrument Models**
 - *Development Models*
 - FPU: CQM, PFM, FS
 - WE: EM, AVM, CQM, PFM, FS parts
 - *Deliverable Models*
 - AVM, CQM, PFM, FS (FPU + WE Parts)
- **Instrument Breakdown**
- **Subsystem Development**
 - *Follows IDP sections:*
 - Models, Breakdown
 - Qualification, AIT
 - Schedule

19 May 1999


Systems Team meeting, JPL


Products & Tests vs. Models (1)

		Resp.	EM	AVM	CQM	PFM	FS	Comments
WE UNITS								
	DPU							
	Electronics							
	CPU Board	IFSI	1	1	2	2	(2/3)	FS shared with other Inst.
	Memory	IFSI	1	1	2	2	(2/3)	
	Power Supply	IFSI	1	1	2	2	(2/3)	
	Component Grade		Std	Std	Ext	Qual	Qual	
	Mechanics							
	DPU Box	IFSI	1	1	1	1	(1/2)	FS shared with other Inst.
	Connectors	IFSI	X	X	X	X	X	
	SW							
	LL s/w	IFSI	V0	V1	V2	V flight	V flight	
	HL s/w	IFSI	V0	V1	V2	V flight	V flight	
	SPU							
	HW							
	CPU Board	IAC	1	1	2	2	1	
	Memory	IAC	xMo	xMo	2*(xMo)	2*(xMo)	xMo	
	Power Supply	IAC	1	1	2	2	1	
	Component Grade		Std	Std	Ext	Qual	Qual	
	Mechanics							
	SPU Box	IAC	1?	1	1	1	(1/2)	FS shared with other Inst.
	Connectors	IAC	X	X	X	X	X	
	SW							
	LL s/w	IAC	V0?	V1?	V2?	V flight	V flight	
	HL s/w	SAP	V0?	V1?	V2?	V flight	V flight	
	DRCU							
	Electronics							
	Detector Readout	SAP	1	-	1	1	1	
	FTS Control	LAS	1	-	2	2	1?	
	Cryo Control	SAP	1	-	2	2	1?	
	Chopper Control	SAP	1	-	2	2	1?	
	Calib. Source Control	SAP	1	-	2	2	1?	
	H/K readout	SAP	1	-	2	2	1?	
	Component Grade		Std	-	Mil	Qual	Qual	
	Mechanics							
	DRCU Box	SAP	1	-	1	1	1	
	Connectors	SAP	X	X	X	X	X	
	BAU							
	Electronics							
	Buffers	SAP	1	-	1	1	1	
	Temp. Regulation	SAP	1	-	1	1	1	
	Component Grade		Std	-	Mil	Qual	Qual	
	Mechanics							
	BAU Box	SAP	1	2	2	2	1	
	Connectors	SAP	X	X	X	X	X	
	harness							
	DPU to SPU	SAP	1	1	2	2	1	
	SPU to DRCU	SAP	1	1	2	2	1	
	DRCU to BAU	SAP	1	-	2	2	1	


Products & Tests vs. Models (2)

		Resp.	EM	AVM	CQM	PFM	FS	Comments
Simulators								
FPU Simulator								Developed by CEA/SIG
	Electronics	SAp	1			1		
	Mechanics	CAp	1			1		
DRCU Simulator								
	H/W							
	Station	SO	2	1				
	Elect. Interface	SO	2	1				
	S/W							
	Simulation S/W	SO	V0	V1	V2			
Test Facilities								
EGSE								
	Station	Can.	4					
	Elect. Interface	Can.	4					
Local Test Unit								Developed by CEA/SIG
	Station		2					
	Elect. Interface		2					
Test Facility S/W								
	ODDI Interface Emulation	QIG	1					Local Test Unit
	RTA Common	RAL	1					
	RTA Specific	RAL	1					
	CLA	RAL	1					
	Telecom. Generation Tool	RAL	1					
Tests								
	EMC							
	Thermal Vacuum							
	Vibration							





Buffer Amplifier Unit



SPiRE Instrument Development Plan

- **Subsystem Qualification and Verification**

- *Subsystem Qualification*
 - Qualification matrix to be addressed
- *Subsystem Integration and Testing*
 - Performance testing
 - Environmental Testing
- *Subsystem Test Facilities*
 - Where, who, how?

- **System-Level Qualification and Verification**

- *Qualification:*
 - matrix to be addressed
- *AIV Plan*
- *Test Facilities*

19 May 1999

Systems Team meeting, JPL

Subsystem-level Qualification Test Matrix:

	Structure	Optics	FTS Mechanism	Chopper	Detector arrays	Cooler	Filters/girds/detronics	Calibration Sources	DCRU	Srv	DPU
Vibration:	X	X	X	X	X	X	X	X	X	X	X
Thermal cycle:	X	X	X	X	X	X	X	X	X	X	X
Vacuum cycle			X	X	X	X	X	X	X	X	X
Lifetime:		P	X	X	X	X	X	X	X	X	X
Soak/cycle:			X	X	X	X		X	X	X	X
Radiation tolerance:			P	P	X	P	X	X	X	X	X
Thermal range:			X	X	X	X	X	X	X	X	X
Thermal stability:		P	X	X	X	X	P	X	X	X	X
Microphonics:		P	X	X	X	X	P	P			
Ionising radiation:					X						
EMI:			X	X	X	P		P	X	X	X
EMC:			X	X	X	P		P	X	X	X


Table 3.1.1: Test matrix for the SPIRE sub-systems qualification programme. Tests marked with an X are mandatory, those marked with a P are possibly required depending on the detailed design of the sub-system and/or the new or novel materials. The requirement to carry out the test programme indicated here has a requirement ID of IRD-SUBS-01


For some sub-systems the qualification and lifetime testing will be more appropriately carried out at component or test item level rather than at the level of the integrated sub-system. At what stage and under what conditions the tests are to be carried out is a matter for detailed consideration by the groups responsible for the sub-systems delivery.


Instrument-level Qualification Test Matrix


	CQM FPU	CQM DCRU	CQM SPU	CQM DPU	PFM FPU	PFM DCRU	PFM SPU	PFM DPU	FS Focal Plane Unit	FS DCRU	FS SPU	FS DPU
Vibration:	Q	Q	Q	Q	QA	QA	QA	QA	A	A	A	A
Thermal cycle:	Q	Q	Q	Q	QA	QA	QA	QA	A	A	A	A
Vacuum cycle	x	x	x	x	x	x	x	x	x	x	x	x
Thermal range:	x	x	x	x	x	x	x	x	-	-	-	-
EMC (Instrument Level)	x	x	x	x	x	x	x	x	-	-	-	-
EMC (Satellite Level):	-	-	-	-	x	x	x	x	-	-	-	-


Table 3.2.1: Test matrix for the instrument level testing. Q indicates a test carried out at qualification level for qualification times; QA a test carried out at qualification levels for acceptance test times and A a test carried out at acceptance level for acceptance times. An x indicates that this test is carried out and is a characterisation type test or the level is irrelevant. A dash indicates that no test will be done on this model/unit. The requirement to carry out the test programme indicated here has a requirement ID of IRD.INST.R01











From Previous Page

SPiRE Instrument Development Plan

- **Status of Subsystem Development Information**

- *FPU: Nothing apart from*
 - GSFC: addresses most areas for the CQM, only
 - LAS:
 - Optics: OK
 - FTS: doesn't yet address qualification and testing
- *Warm Electronics: Nothing apart from*
 - IFSI: doesn't yet address qualification and testing

19 May 1999

Systems Team meeting, JPL